A Pipelined Multi-core Machine With Operating System Support: Hardware Implementation and Correctness Proof
Language: English
Published by Springer-Nature New York Inc, 2020
- Softcover
- New
Seller: Revaluation Books, Exeter, United KingdomRevaluation Books
AbeBooks seller since January 6, 2003
Condition: New
US$ 97.65
Quantity: 2 available
Add to basketItem description from seller
644 pages. 9.25x6.10x1.46 inches. In Stock.
Seller Inventory # x-3030432424
- Title
- A Pipelined Multi-core Machine With Operating System Support: Hardware Implementation and Correctness Proof
- Author
- Lutsyk, Petro/ Oberhauser, Jonas/ Paul, Wolfgang J.
- Publisher
- Springer-Nature New York Inc
- Publication year
- 2020
- Condition
- Brand New
- Binding
- Paperback
- Language
- English
- ISBN 10
- 3030432424
- ISBN 13
- 9783030432423
- Item weight
- 0.98 kilograms
This work is building on results from the book named “A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness” by M. Kovalev, S.M. Müller, and W.J. Paul, published as LNCS 9000 in 2014.
It presents, at the gate level, construction and correctness proof of a multi-core machine with pipelined processors and extensive operating system support with the following features:
• MIPS instruction set architecture (ISA) for application and for system programming
• cache coherent memory system
• store buffers in front of the data caches
• interrupts and exceptions
• memory management units (MMUs)• pipelined processors: the classical five-stage pipeline is extended by two pipeline
stages for address translation
• local interrupt controller (ICs) supporting inter-processor interrupts (IPIs)
• I/O-interrupt controller and a disk
"Synopsis" may belong to another edition of this title.
From the Back Cover
This work is building on results from the book named “A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness” by M. Kovalev, S.M. Müller, and W.J. Paul, published as LNCS 9000 in 2014.
It presents, at the gate level, construction and correctness proof of a multi-core machine with pipelined processors and extensive operating system support with the following features:
• MIPS instruction set architecture (ISA) for application and for system programming
• cache coherent memory system
• store buffers in front of the data caches• interrupts and exceptions
• memory management units (MMUs)
• pipelined processors: the classical five-stage pipeline is extended by two pipeline
stages for address translation
• local interrupt controller (ICs) supporting inter-processor interrupts (IPIs)
• I/O-interrupt controller and a disk
"About the title" may belong to another edition of this title.
Revaluation Books
Exeter, United Kingdom
AbeBooks seller since January 6, 2003
Shipping rates from United Kingdom to U.S.A.
| Item | 7 to 14 business days | 2 to 3 business days |
|---|---|---|
| First item | US$ 16.55 | US$ 39.72 |
Payment methods
Seller's business information
Edward Bowditch Ltd
Exstowe, Exton
Exeter, United Kingdom EX3 0PP
Terms of sale
Legal entity name: Edward Bowditch Ltd
Legal entity form: Limited company
Business correspondence address: Exstowe, Exton, Exeter, EX3 0PP
Company registration number: 04916632
VAT registration: GB834241546
Authorised representative: Mr. E. Bowditch
Shipping terms
Orders usually dispatched within two working days. Please note that at this time all domestic United Kingdom orders are sent by trackable UPS courier, we choose not to offer a lower cost alternative.