This work is aimed towards the implementation of a fault-tolerant memory system with the help of supporting circuits. This work demonstrates an improvement on the reliability of a semiconductor memory system using Error control codes (ECC)and Low Density Parity Check (LDPC) Codes as a part of protecting support logic. It is observed that the error correcting codes with higher hamming distances can detect more errors i.e. as higher the hamming distance higher the error control capability.

About the Author

Asst.Prof.Poluboyina Lavanya and Assoc.Prof.Gobinda Prasad Acharya are upgrowing research scholars of JNTUK and JNTUH in the areas of wireless networks and VLSI testing respectively. N S Murti Sarma together with above are faculty of Sreenidhi Institute of Science and Technology. All the authors of the book are with significant credits of research.

"About this title" may belong to another edition of this title.

Store Description

I mainly carry imported books from South East Asia / South Asia for readers of all Age Groups.

Visit Seller's Storefront

Seller's business information

PLETOS INC
6931 51st Avenue, WOODSIDE, Woodside, NY, 11377, U.S.A.

Sale & Shipping Terms

Terms of Sale

We accept return for those books which are received damaged. Though we take appropriate care in packing to avoid such situation.

Shipping Terms

Shipping rates within U.S.A.

Shipping rates within U.S.A.
Order quantity	12 to 19 business days	12 to 14 business days
First item	US$ 3.99	US$ 6.99

Delivery times are set by sellers and vary by carrier and location. Orders passing through Customs may face delays and buyers are responsible for any associated duties or fees. Sellers may contact you regarding additional charges to cover any increased costs to ship your items.