Shared Hardware Accelerator for Hybrid AHt-MPSoC Architecture

R. Arun Prasath

ISBN 10: 6139463122 / ISBN 13: 9786139463121

Published by LAP LAMBERT Academic Publishing Mär 2019, 2019

About this Item

Neuware -In this system, there is presented a new class of hybrid AHt-MPSoC architecture in which hardware accelerators are shared between processors in such a way that to reduce system cost and increase performance. A novel hybrid memory scheme is proposed by this scheme is assessed through extensive simulation to show significant improvements in performance. Hybrid Asymmetric heterogeneous MPSoC architecture consists of a Static Random Access Memory (SRAM) and an embedded Dynamic Random Access Memory (eDRAM) cell in association to Hardware Accelerator (HWA) shared methodology to determine the common computational tasks in between the concurrent tasks of application. An experimental result shows that the proposed hybrid AHt-MPSoC system power consumption reduced from the existing system and their area/performance tradeoffs evaluated very quickly.Books on Demand GmbH, Überseering 33, 22297 Hamburg 68 pp. Englisch.

Seller Inventory # 9786139463121

Bibliographic Details

• Title: Shared Hardware Accelerator for Hybrid AHt-MPSoC Architecture
• Publisher: LAP LAMBERT Academic Publishing Mär 2019
• Publication Date: 2019
• Language: English
• ISBN 10: 6139463122
• ISBN 13: 9786139463121
• Binding: Taschenbuch
• Condition: Neu
• Dimensions: 220W x 150H x 5D millimeters 220 millimeters width by 150 millimeters height by 5 millimeters depth
• Weight: 119 grams

About this title

Synopsis

In this system, there is presented a new class of hybrid AHt-MPSoC architecture in which hardware accelerators are shared between processors in such a way that to reduce system cost and increase performance. A novel hybrid memory scheme is proposed by this scheme is assessed through extensive simulation to show significant improvements in performance. Hybrid Asymmetric heterogeneous MPSoC architecture consists of a Static Random Access Memory (SRAM) and an embedded Dynamic Random Access Memory (eDRAM) cell in association to Hardware Accelerator (HWA) shared methodology to determine the common computational tasks in between the concurrent tasks of application. An experimental result shows that the proposed hybrid AHt-MPSoC system power consumption reduced from the existing system and their area/performance tradeoffs evaluated very quickly.