Synthesis Of Arithmetic Circuits: FPGA, ASIC, And Embedded Systems
Language: English
Published by Wiley-Interscience, 2006
- Hardcover
- New

Seller: Revaluation Books, Exeter, United KingdomRevaluation Books
AbeBooks seller since January 6, 2003
Condition: New
US$ 305.49
Quantity: 2 available
Add to basketItem description from seller
1st edition. 576 pages. 9.25x6.50x1.25 inches. In Stock.
Seller Inventory # x-0471687839
- Title
- Synthesis Of Arithmetic Circuits: FPGA, ASIC, And Embedded Systems
- Author
- Jean-Pierre Deschamps/ Gery J.A. Bioul/ Gustavo D. Sutter
- Publisher
- Wiley-Interscience
- Publication year
- 2006
- Condition
- Brand New
- Binding
- Hardcover
- Language
- English
- ISBN 10
- 0471687839
- ISBN 13
- 9780471687832
- Item weight
- 0.91 kilograms
In Synthesis of Arithmetic Circuits: FPGA, ASIC and Embedded Systems, the authors take a novel approach of presenting methods and examples for the synthesis of arithmetic circuits that better reflects the needs of today's computer system designers and engineers. Unlike other publications that limit discussion to arithmetic units for general-purpose computers, this text features a practical focus on embedded systems.
Following an introductory chapter, the publication is divided into two parts. The first part, Mathematical Aspects and Algorithms, includes mathematical background, number representation, addition and subtraction, multiplication, division, other arithmetic operations, and operations in finite fields. The second part, Synthesis of Arithmetic Circuits, includes hardware platforms, general principles of synthesis, adders and subtractors, multipliers, dividers, and other arithmetic primitives. In addition, the publication distinguishes itself with:
* A separate treatment of algorithms and circuits-a more useful presentation for both software and hardware implementations
* Complete executable and synthesizable VHDL models available on the book's companion Web site, allowing readers to generate synthesizable descriptions
* Proposed FPGA implementation examples, namely synthesizable low-level VHDL models for the Spartan II and Virtex families
* Two chapters dedicated to finite field operations
This publication is a must-have resource for students in computer science and embedded system designers, engineers, and researchers in the field of hardware and software computer system design and development.
An Instructor Support FTP site is available from the Wiley editorial department.
"Synopsis" may belong to another edition of this title.
About the Author
GERY Jean Antoine BIOUL, MSc, is Professor, National University of the Center of the Province of Buenos Aires, Argentina. His research interests include logic design and computer arithmetic algorithms, and implementations.
GUSTAVO D. SUTTER, PhD, is Professor, University Autonoma of Madrid, Spain. His research interests include FPGA and ASIC design, digital arithmetic, and development of embedded systems.
"About the title" may belong to another edition of this title.
Revaluation Books
Exeter, United Kingdom
AbeBooks seller since January 6, 2003
Shipping rates from United Kingdom to U.S.A.
| Item | 7 to 14 business days | 2 to 3 business days |
|---|---|---|
| First item | US$ 16.91 | US$ 33.81 |
Payment methods
Seller's business information
Edward Bowditch Ltd
Exstowe, Exton
Exeter, United Kingdom EX3 0PP
Terms of sale
Legal entity name: Edward Bowditch Ltd
Legal entity form: Limited company
Business correspondence address: Exstowe, Exton, Exeter, EX3 0PP
Company registration number: 04916632
VAT registration: GB834241546
Authorised representative: Mr. E. Bowditch
Shipping terms
Orders usually dispatched within two working days. Please note that at this time all domestic United Kingdom orders are sent by trackable UPS courier, we choose not to offer a lower cost alternative.