Testing Static Random Access Memories

Said Hamdioui

ISBN 10: 1402077521 / ISBN 13: 9781402077524

Published by Springer US Mrz 2004, 2004

About this Item

This item is printed on demand - it takes 3-4 days longer - Neuware -Testing Static Random Access Memories covers testing of one of the important semiconductor memories types; it addresses testing of static random access memories (SRAMs), both single-port and multi-port. It contributes to the technical acknowledge needed by those involved in memory testing, engineers and researchers. The book begins with outlining the most popular SRAMs architectures. Then, the description of realistic fault models, based on defect injection and SPICE simulation, are introduced. Thereafter, high quality and low cost test patterns, as well as test strategies for single-port, two-port and any p-port SRAMs are presented, together with some preliminary test results showing the importance of the new tests in reducing DPM level. The impact of the port restrictions (e.g., read-only ports) on the fault models, tests, and test strategies is also discussed. Features: -Fault primitive based analysis of memory faults, -A complete framework of and classification memory faults, -A systematic way to develop optimal and high quality memory test algorithms, -A systematic way to develop test patterns for any multi-port SRAM, -Challenges and trends in embedded memory testing. 244 pp. Englisch.

Seller Inventory # 9781402077524

Bibliographic Details

• Title: Testing Static Random Access Memories
• Publisher: Springer US Mrz 2004
• Publication Date: 2004
• Language: English
• ISBN 10: 1402077521
• ISBN 13: 9781402077524
• Binding: Buch
• Condition: Neu
• Dimensions: 241W x 160H x 18D millimeters 241 millimeters width by 160 millimeters height by 18 millimeters depth
• Weight: 535 grams

About this title

Synopsis

Testing Static Random Access Memories covers testing of one of the important semiconductor memories types; it addresses testing of static random access memories (SRAMs), both single-port and multi-port. It contributes to the technical acknowledge needed by those involved in memory testing, engineers and researchers. The book begins with outlining the most popular SRAMs architectures. Then, the description of realistic fault models, based on defect injection and SPICE simulation, are introduced. Thereafter, high quality and low cost test patterns, as well as test strategies for single-port, two-port and any p-port SRAMs are presented, together with some preliminary test results showing the importance of the new tests in reducing DPM level. The impact of the port restrictions (e.g., read-only ports) on the fault models, tests, and test strategies is also discussed.
Features:
-Fault primitive based analysis of memory faults,
-A complete framework of and classification memory faults,
-A systematic way to develop optimal and high quality memory test algorithms,
-A systematic way to develop test patterns for any multi-port SRAM,
-Challenges and trends in embedded memory testing.

Review

From the reviews:

"Static random access memories (SRAMs) enjoy a strategic position in the microelectronic industry. ... This book concentrates on the study of fault modeling, testing and test strategies for SRAMs. ... The book provides a well-written coverage in the area of single-, two- and n-port SRAM testing, fault modeling, and simulation. It is well-organized and very timely. ... The book promises to make valuable contribution to the education of graduate students ... . I highly recommend this book ... ." (Mile Stojcev, Microelectronics Reliability, Vol. 45, 2005)