Timing Optimization Through Clock Skew Scheduling

Ivan S. Kourtev (u. a.)

ISBN 10: 1441943773 / ISBN 13: 9781441943774

Published by Springer US, 2010

About this Item

Timing Optimization Through Clock Skew Scheduling | Ivan S. Kourtev (u. a.) | Taschenbuch | xvi | Englisch | 2010 | Springer US | EAN 9781441943774 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu.

Seller Inventory # 107181744

Bibliographic Details

• Title: Timing Optimization Through Clock Skew Scheduling
• Publisher: Springer US
• Publication Date: 2010
• Language: English
• ISBN 10: 1441943773
• ISBN 13: 9781441943774
• Binding: Taschenbuch
• Condition: Neu
• Dimensions: 235W x 155H x 16D millimeters 235 millimeters width by 155 millimeters height by 16 millimeters depth
• Weight: 435 grams
• Seller catalogs:
  • Bücher

About this title

Synopsis

The focus of this book is on timing analysis and optimization techniques for circuits with level-sensitive memory elements (registers). Level-sensitive registers are becoming significantly more popular in practice as integrated circuit densities are increasing and the ‘performance-per-power’ metric for integrated circuits becomes a key issue. Therefore, techniques for understanding level-sensitive based circuits and for optimizing the performance of such circuits are increasingly important. The book contains a linear programming formulation applicable to the timing analysis of large scale circuits. It includes a delay insertion methodology, and offers an overview of circuit partitioning, placement, and synchronization methodologies that enables the implementation of high speed, low power circuits synchronized with ultra-modern resonant clocking technology.

From the Back Cover

Timing Optimization Through Clock Skew Scheduling focuses on optimizing the timing of large scale, high performance, digital synchronous systems. A particular emphasis is placed on algorithms for non-zero clock skew scheduling to improve the performance and reliability of VLSI circuits.

This research monograph answers the need for a broad introduction to state-of-the-art clock skew scheduling algorithms from a circuit, graph, and mathematical optimization background. A detailed description of clock skew scheduling application on edge-triggered and level-sensitive circuits, synchronized with single and multi-phase clocking schemes, and formulated as linear programming (LP) and quadratic programming (QP) formulations are provided along with an analysis of optimal computer solution techniques. Theoretical limits of improvement in clock frequency through clock skew scheduling are highlighted. Hints and a preliminary implementation of a parallel skew scheduling application are also included.

Timing Optimization Through Clock Skew Scheduling contains sufficient detail for the advanced CAD algorithm developer, researcher and graduate student. Furthermore, with the material provided on timing properties and optimization, those readers with less background can also benefit from this book.