Top-Down Digital VLSI Design | From Architectures to Gate-Level Circuits and FPGAs

Hubert Kaeslin

ISBN 10: 0128007303 / ISBN 13: 9780128007303

Published by Elsevier Science, 2014

About this Item

Top-Down Digital VLSI Design | From Architectures to Gate-Level Circuits and FPGAs | Hubert Kaeslin | Taschenbuch | Englisch | 2014 | Elsevier Science | EAN 9780128007303 | Verantwortliche Person für die EU: Libri GmbH, Europaallee 1, 36244 Bad Hersfeld, gpsr[at]libri[dot]de | Anbieter: preigu.

Seller Inventory # 126688113

Bibliographic Details

• Title: Top-Down Digital VLSI Design | From Architectures to Gate-Level Circuits and FPGAs
• Publisher: Elsevier Science
• Publication Date: 2014
• Language: English
• ISBN 10: 0128007303
• ISBN 13: 9780128007303
• Binding: Taschenbuch
• Condition: Neu
• Dimensions: 233W x 189H x 32D millimeters 233 millimeters width by 189 millimeters height by 32 millimeters depth
• Weight: 1182 grams
• Seller catalogs:
  • Bücher

About this title

Synopsis

Top-Down VLSI Design: From Architectures to Gate-Level Circuits and FPGAs represents a unique approach to learning digital design. Developed from more than 20 years teaching circuit design, Doctor Kaeslin’s approach follows the natural VLSI design flow and makes circuit design accessible for professionals with a background in systems engineering or digital signal processing. It begins with hardware architecture and promotes a system-level view, first considering the type of intended application and letting that guide your design choices.

Doctor Kaeslin presents modern considerations for handling circuit complexity, throughput, and energy efficiency while preserving functionality. The book focuses on application-specific integrated circuits (ASICs), which along with FPGAs are increasingly used to develop products with applications in telecommunications, IT security, biomedical, automotive, and computer vision industries. Topics include field-programmable logic, algorithms, verification, modeling hardware, synchronous clocking, and more.

• Demonstrates a top-down approach to digital VLSI design.
• Provides a systematic overview of architecture optimization techniques.
• Features a chapter on field-programmable logic devices, their technologies and architectures.
• Includes checklists, hints, and warnings for various design situations.
• Emphasizes design flows that do not overlook important action items and which include alternative options when planning the development of microelectronic circuits.

About the Author

Since 1989, Hubert Kaeslin has headed the Micro-electronics Design Center of ETH Zurich, which taped out more than 300 circuit designs under his supervision over the past 23 years, both for research and educational purposes. He has written more than 75 scientific papers and his professional interests extend to digital signal processing, IT security, graph theory, and visual formalisms. Dr. Kaeslin is a Senior Member of IEEE and has been awarded the title of professor by ETH in 2010.