Verilog Hdl: A Guide to Digital Design and Synthesis
Palnitkar, Samir
Sold by HPB-Red, Dallas, TX, U.S.A.
AbeBooks Seller since March 11, 2019
Used - Hardcover
Condition: Used - Good
Quantity: 1 available
Add to basketSold by HPB-Red, Dallas, TX, U.S.A.
AbeBooks Seller since March 11, 2019
Condition: Used - Good
Quantity: 1 available
Add to basketConnecting readers with great books since 1972! Used textbooks may not include companion materials such as access codes, etc. May have some wear or writing/highlighting. We ship orders daily and Customer Service is our top priority!
Seller Inventory # S_428474908
About the Author
Samir Palnitkar is a recognized authority on Verilog HDL, modeling, verification, logic synthesis, and EDA-based methodologies in digital design. He has worked extensively with design and verification on various successful microprocessor, ASIC, and system projects. He was the lead developer of the Verilog framework for the shared memory, cache coherent, multiprocessor architecture, popularly known as the UltraSPARCTM Port Architecture, defined for Sun's next generation UltraSPARC-based desktop systems. Besides the UltraSPARC CPU, he has worked on a number of diverse design and verification projects at leading companies including Cisco, Philips, Mitsubishi, Motorola, National, Advanced Micro Devices, and Standard Microsystems.
"About this title" may belong to another edition of this title.
Order quantity | 4 to 14 business days | 2 to 6 business days |
---|---|---|
First item | US$ 3.75 | US$ 6.99 |
Delivery times are set by sellers and vary by carrier and location. Orders passing through Customs may face delays and buyers are responsible for any associated duties or fees. Sellers may contact you regarding additional charges to cover any increased costs to ship your items.