Writing Testbenches: Functional Verification of HDL Models

Bergeron, Janick

ISBN 10: 1402074018 / ISBN 13: 9781402074011

Published by Springer, 2003

About this Item

***Simply Brit*** Welcome to our online used book store, where affordability meets great quality. Dive into a world of captivating reads without breaking the bank. We take pride in offering a wide selection of used books, from classics to hidden gems, ensuring there is something for every literary palate. All orders are shipped within 24 hours and our lightning fast-delivery within 48 hours coupled with our prompt customer service ensures a smooth journey from ordering to delivery. Discover the joy of reading with us, your trusted source for affordable books that do not compromise on quality.

Seller Inventory # 3982013

Bibliographic Details

• Title: Writing Testbenches: Functional Verification of HDL Models
• Publisher: Springer
• Publication Date: 2003
• Language: English
• ISBN 10: 1402074018
• ISBN 13: 9781402074011
• Binding: Hardcover
• Edition: 2nd Edition
• Condition: Used; Very Good

About this title

Synopsis

mental improvements during the same period. What is clearly needed in verification techniques and technology is the equivalent of a synthesis productivity breakthrough. In the second edition of Writing Testbenches, Bergeron raises the verification level of abstraction by introducing coverage-driven constrained-random transaction-level self-checking testbenches­ all made possible through the introduction of hardware verification languages (HVLs), such as e from Verisity and OpenVera from Synopsys. The state-of-art methodologies described in Writing Test­ benches will contribute greatly to the much-needed equivalent of a synthesis breakthrough in verification productivity. I not only highly recommend this book, but also I think it should be required reading by anyone involved in design and verification of today's ASIC, SoCs and systems. Harry Foster Chief Architect Verplex Systems, Inc. xviii Writing Testbenches: Functional Verification of HDL Models PREFACE If you survey hardware design groups, you will learn that between 60% and 80% of their effort is now dedicated to verification.

Review

"Brilliant. Janick Bergeron has built on his ground-breaking first version of Writing Testbenches in this second edition..."
(Grant Martin, Fellow, Cadence Berkeley Labs)
"In the latest edition, Mr. Bergeron continues to keep pace with the industry while providing world-class solutions to the verification problem..."
(Chris Macinonski, Senior Engineer, Qualis Design Corp.)
"Many companies out there now owe their current verification methodologies to this book. From it they have learned the secrets of efficiency, effectiveness and re-use as they apply to verification..."
(Brian Bailey, Chief Technologist, Mentor Graphics Corp.)
"A must have bible for understanding verification issues and techniques with HDLs and HVLs, and for writing effective, readable and reusable testbenches within a best-in-class verification process."
(Ben Cohen, VhdlCohen Training)