Amano Hideharu (51 results)

Paperback. Condition: Very Good. No Jacket. May have limited writing in cover pages. Pages are unmarked. ~ ThriftBooks: Read More, Spend Less.

Condition: New. In.

Paperback. Condition: New.

Condition: New.

Condition: New.

Tankobon Hardcover. Condition: Brand New. Japanese language. 8.27x5.91x0.47 inches. In Stock.

Paperback. Condition: Brand New. 446 pages. 9.00x6.00x1.00 inches. In Stock.

Condition: New.

Taschenbuch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - The 5th International Symposium on High Performance Computing (ISHPC-V) was held in Odaiba, Tokyo, Japan, October 20-22, 2003. The symposium was thoughtfully planned, organized, and supported by the ISHPC Organizing C- mittee and its collaborating organizations. The ISHPC-V program included two keynote speeches, several invited talks, two panel discussions, and technical sessions covering theoretical and applied research topics in high-performance computing and representing both academia and industry. One of the regular sessions highlighted the research results of the ITBL project (IT-based research laboratory, ITBL is a Japanese national project started in 2001 with the objective of re- izing a virtual joint research environment using information technology. ITBL aims to connect 100 supercomputers located in main Japanese scienti c research laboratories via high-speed networks. A total of 58 technical contributions from 11 countries were submitted to ISHPC-V. Each paper received at least three peer reviews. After a thorough evaluation process, the program committee selected 14 regular (12-page) papers for presentation at the symposium. In addition, several other papers with fav- able reviews were recommended for a poster session presentation. They are also included in the proceedings as short (8-page) papers. Theprogramcommitteegaveadistinguishedpaperawardandabeststudent paper award to two of the regular papers. The distinguished paper award was given for 'Code and Data Transformations for Improving Shared Cache P- formance on SMT Processors' by Dimitrios S. Nikolopoulos. The best student paper award was given for 'Improving Memory Latency Aware Fetch Policies for SMT Processors' by Francisco J. Cazorla. …

Taschenbuch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - Recon gurable computing (RC) systems have generated considerable interest in the embedded and high-performance computing communities over the past two decades, with eld programmable gate arrays (FPGAs) as the leading techn- ogy at the helm of innovation in this discipline. Achieving orders of magnitude performance and power improvements using FPGAs over traditional microp- cessorsis not uncommon for well-suitedapplications. But even with two decades of research and technological advances, FPGA design still presents a subst- tial challenge and often necessitates hardware design expertise to exploit its true potential. Although the challenges to address the design productivity - sues are steep, the promise and the potential of the RC technology in terms of performance, power, size, and versatility continue to attract application design engineers and RC researchers alike. The International Symposium on Applied Recon gurable Computing (ARC) aims to bring together researchers and practitioners of RC systems with an emphasis on practical applications and design methodologies of this promising technology. This year's ARC symposium (The sixth ARC symposium) was held in Bangkok, Thailand during March 17-19, 2010, and attracted papers in three primary focus areas:RC applications, RC architectures, and RC design meth- ologies.…

Taschenbuch. Condition: Neu. Reconfigurable Computing: Architectures, Tools and Applications | 6th International Symposium, ARC 2010, Bangkok, Thailand, March 17-19, 2010, Proceedings | Phaophak Sirisuk (u. a.) | Taschenbuch | Einband - flex.(Paperback) | Englisch | 2010 | Springer | EAN 9783642121326 | Verantwortliche Person für die EU: Lauinger, Sonia, Sonia Lauinger, Lauinger Verlag, Heinrich-Köhler-Platz 8, 76187 Karlsruhe, mail[at]lauinger-verlag[dot]de | Anbieter: preigu.…

Condition: As New. Unread book in perfect condition.

Paperback. Condition: Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book.

Paperback. Condition: Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book.

Condition: As New. Unread book in perfect condition.

Condition: New.

Condition: New.

Condition: New. In.

Condition: New. In.

Condition: As New. Unread book in perfect condition.

Condition: As New. Unread book in perfect condition.

Hardcover. Condition: Brand New. 125 pages. 9.25x6.10x9.21 inches. In Stock.

Buch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book aims to clarify how to build the computational infrastructure for multi-access edge computing (MEC) from the perspectives of applications, system software, architecture, CAD, and devices. MEC enables the execution of processing tasks that are challenging for IoT devices without having to rely on the cloud, by equipping 5G/6G base stations with computational resources.Following the introduction, Chapter 2 describes the multi-FPGA system that was developed for this project with various techniques to build FPGA clusters. Chapter 3 discusses the middleware for MEC and applications such as social implementation in nursing care facilities. Chapter 4 focuses on the roles of MEC, such as anonymization, data collection, and selection, and describes the technologies for utilizing MEC in the construction of smart cities. Chapter 5 discusses the realization of Robot Audition, one of the most promising applications expected to run on MEC. It introduces an attempt to implement HARK, a widely used platform, on MEC. Chapter 6 presents a new FPGA device, SLMLET, which is more cost-effective and power-efficient than conventional FPGAs and features communication links for multi-node systems. It is an ambitious chip equipped with variable-structure IP, differing from traditional FPGAs.The readers will gain an understanding of MEC and related topics, as well as insight into its future potential. This knowledge is essential for engineers involved in cloud and edge computing, as well as those interested in FPGA and CAD technologies.…

Taschenbuch. Condition: Neu. Principles and Structures of FPGAs | Hideharu Amano | Taschenbuch | ix | Englisch | 2019 | Springer Singapore | EAN 9789811345104 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu.…

Condition: New.

Condition: New.

Hardcover. Condition: Brand New. 231 pages. 9.25x6.25x0.75 inches. In Stock.

Taschenbuch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - This comprehensive textbook on the field programmable gate array (FPGA) covers its history, fundamental knowledge, architectures, device technologies, computer-aided design technologies, design tools, examples of application, and future trends. Programmable logic devices represented by FPGAs have been rapidly developed in recent years and have become key electronic devices used in most IT products. This book provides both complete introductions suitable for students and beginners, and high-level techniques useful for engineers and researchers in this field.Differently developed from usual integrated circuits, the FPGA has unique structures, design methodologies, and application techniques. Allowing programming by users, the device can dramatically reduce the rising cost of development in advanced semiconductor chips. The FPGA is now driving the most advanced semiconductor processes and is an all-in-one platform combining memory, CPUs, and various peripheral interfaces. This book introduces the FPGA from various aspects for readers of different levels. Novice learners can acquire a fundamental knowledge of the FPGA, including its history, from Chapter 1; the first half of Chapter 2; and Chapter 4. Professionals who are already familiar with the device will gain a deeper understanding of the structures and design methodologies from Chapters 3 and 5. Chapters 6-8 also provide advanced techniques and cutting-edge applications and trends useful for professionals. Although the first parts are mainly suitable for students, the advanced sections of the book will be valuable for professionals in acquiring an in-depth understanding of the FPGA to maximize the performance of the device.…

Buch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - This comprehensive textbook on the field programmable gate array (FPGA) covers its history, fundamental knowledge, architectures, device technologies, computer-aided design technologies, design tools, examples of application, and future trends. Programmable logic devices represented by FPGAs have been rapidly developed in recent years and have become key electronic devices used in most IT products. This book provides both complete introductions suitable for students and beginners, and high-level techniques useful for engineers and researchers in this field.Differently developed from usual integrated circuits, the FPGA has unique structures, design methodologies, and application techniques. Allowing programming by users, the device can dramatically reduce the rising cost of development in advanced semiconductor chips. The FPGA is now driving the most advanced semiconductor processes and is an all-in-one platform combining memory, CPUs, and various peripheral interfaces. This book introduces the FPGA from various aspects for readers of different levels. Novice learners can acquire a fundamental knowledge of the FPGA, including its history, from Chapter 1; the first half of Chapter 2; and Chapter 4. Professionals who are already familiar with the device will gain a deeper understanding of the structures and design methodologies from Chapters 3 and 5. Chapters 6-8 also provide advanced techniques and cutting-edge applications and trends useful for professionals. Although the first parts are mainly suitable for students, the advanced sections of the book will be valuable for professionals in acquiring an in-depth understanding of the FPGA to maximize the performance of the device. …

Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The 5th International Symposium on High Performance Computing (ISHPC-V) was held in Odaiba, Tokyo, Japan, October 20-22, 2003. The symposium was thoughtfully planned, organized, and supported by the ISHPC Organizing C- mittee and its collaborating organizations. The ISHPC-V program included two keynote speeches, several invited talks, two panel discussions, and technical sessions covering theoretical and applied research topics in high-performance computing and representing both academia and industry. One of the regular sessions highlighted the research results of the ITBL project (IT-based research laboratory, ITBL is a Japanese national project started in 2001 with the objective of re- izing a virtual joint research environment using information technology. ITBL aims to connect 100 supercomputers located in main Japanese scienti c research laboratories via high-speed networks. A total of 58 technical contributions from 11 countries were submitted to ISHPC-V. Each paper received at least three peer reviews. After a thorough evaluation process, the program committee selected 14 regular (12-page) papers for presentation at the symposium. In addition, several other papers with fav- able reviews were recommended for a poster session presentation. They are also included in the proceedings as short (8-page) papers. Theprogramcommitteegaveadistinguishedpaperawardandabeststudent paper award to two of the regular papers. The distinguished paper award was given for 'Code and Data Transformations for Improving Shared Cache P- formance on SMT Processors' by Dimitrios S. Nikolopoulos. The best student paper award was given for 'Improving Memory Latency Aware Fetch Policies for SMT Processors' by Francisco J. Cazorla. 588 pp. Englisch.…