Hardcover. Condition: Good. Connecting readers with great books since 1972! Used textbooks may not include companion materials such as access codes, etc. May have some wear or writing/highlighting. We ship orders daily and Customer Service is our top priority!
hardcover. Condition: New. In shrink wrap. Looks like an interesting title!
Hardcover. Condition: new. Excellent Condition.Excels in customer satisfaction, prompt replies, and quality checks.
US$ 178.51
Convert currencyQuantity: Over 20 available
Add to basketCondition: New.
US$ 178.97
Convert currencyQuantity: Over 20 available
Add to basketCondition: New.
Seller: Ria Christie Collections, Uxbridge, United Kingdom
US$ 192.12
Convert currencyQuantity: Over 20 available
Add to basketCondition: New. In.
Seller: Ria Christie Collections, Uxbridge, United Kingdom
US$ 192.12
Convert currencyQuantity: Over 20 available
Add to basketCondition: New. In.
US$ 207.13
Convert currencyQuantity: Over 20 available
Add to basketGebunden. Condition: New. There is only one book available in the market which was published in the first week of December 2004 which concentrates mainly on the language analysis and tool consumption of assertions, while this book concentrates on the basic language in the first t.
Condition: New. pp. 360.
US$ 245.63
Convert currencyQuantity: 1 available
Add to basketHardcover. Condition: Good. Good. book.
US$ 262.19
Convert currencyQuantity: 1 available
Add to basketPaperback. Condition: Like New. Like New. book.
Published by Springer Us Jun 2005, 2005
ISBN 10: 0387260498 ISBN 13: 9780387260495
Language: English
Seller: AHA-BUCH GmbH, Einbeck, Germany
US$ 288.29
Convert currencyQuantity: 2 available
Add to basketBuch. Condition: Neu. Neuware - SystemVerilog language consists of three very specific areas of constructs -- design, assertions and testbench.Assertions add a whole new dimension to the ASIC verification process. Assertions provide a better way to do verification proactively.Traditionally, engineers are used to writing verilog test benches that help simulate their design.Verilog is a procedural language and is very limited in capabilities to handle the complex Asic's built today.SystemVerilog assertions (SVA) are a declarative and temporal language that provides...
Seller: moluna, Greven, Germany
US$ 158.31
Convert currencyQuantity: Over 20 available
Add to basketCondition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. There is only one book available in the market which was published in the first week of December 2004 which concentrates mainly on the language analysis and tool consumption of assertions, while this book concentrates on the basic language in the first t.
Seller: Majestic Books, Hounslow, United Kingdom
US$ 267.44
Convert currencyQuantity: 4 available
Add to basketCondition: New. Print on Demand pp. 360.
Seller: Biblios, Frankfurt am main, HESSE, Germany
US$ 287.89
Convert currencyQuantity: 4 available
Add to basketCondition: New. PRINT ON DEMAND pp. 360.