Condition: New. SUPER FAST SHIPPING.
US$ 137.87
Convert currencyQuantity: Over 20 available
Add to basketCondition: New.
Condition: New.
Seller: Ria Christie Collections, Uxbridge, United Kingdom
US$ 150.36
Convert currencyQuantity: Over 20 available
Add to basketCondition: New. In.
Published by Springer International Publishing, 2016
ISBN 10: 3319331094 ISBN 13: 9783319331096
Language: English
Seller: moluna, Greven, Germany
US$ 130.17
Convert currencyQuantity: Over 20 available
Add to basketCondition: New.
Condition: New. SUPER FAST SHIPPING.
Seller: Ria Christie Collections, Uxbridge, United Kingdom
US$ 186.70
Convert currencyQuantity: Over 20 available
Add to basketCondition: New. In.
US$ 198.92
Convert currencyQuantity: Over 20 available
Add to basketCondition: New.
Condition: New.
Published by Springer International Publishing, Springer International Publishing, 2016
ISBN 10: 3319331094 ISBN 13: 9783319331096
Language: English
Seller: AHA-BUCH GmbH, Einbeck, Germany
US$ 156.06
Convert currencyQuantity: 1 available
Add to basketTaschenbuch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties. The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students.
Published by Springer International Publishing, 2014
ISBN 10: 3319071386 ISBN 13: 9783319071381
Language: English
Seller: moluna, Greven, Germany
US$ 182.15
Convert currencyQuantity: Over 20 available
Add to basketGebunden. Condition: New.
Condition: New. pp. 609.
Condition: New. 2nd Edition NO-PA03JAN2015-KAP.
US$ 214.11
Convert currencyQuantity: 2 available
Add to basketPaperback. Condition: Brand New. 2nd reprint edition. 612 pages. 9.25x6.10x1.38 inches. In Stock.
US$ 228.29
Convert currencyQuantity: 1 available
Add to basketPaperback. Condition: Like New. Like New. book.
Published by Springer International Publishing, Springer International Publishing Sep 2014, 2014
ISBN 10: 3319071386 ISBN 13: 9783319071381
Language: English
Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany
US$ 221.09
Convert currencyQuantity: 2 available
Add to basketBuch. Condition: Neu. Neuware -This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties.The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 612 pp. Englisch.
Published by Springer International Publishing, Springer Nature Switzerland, 2014
ISBN 10: 3319071386 ISBN 13: 9783319071381
Language: English
Seller: AHA-BUCH GmbH, Einbeck, Germany
US$ 221.09
Convert currencyQuantity: 1 available
Add to basketBuch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties. The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students.
US$ 306.24
Convert currencyQuantity: 1 available
Add to basketHardcover. Condition: Like New. Like New. book.
US$ 308.60
Convert currencyQuantity: 2 available
Add to basketHardcover. Condition: Brand New. 2nd edition. 612 pages. 9.25x6.10x1.40 inches. In Stock.
Published by Springer International Publishing, Springer International Publishing Aug 2016, 2016
ISBN 10: 3319331094 ISBN 13: 9783319331096
Language: English
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
US$ 156.06
Convert currencyQuantity: 2 available
Add to basketTaschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties. The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students. 612 pp. Englisch.
Published by Springer International Publishing, Springer International Publishing Aug 2016, 2016
ISBN 10: 3319331094 ISBN 13: 9783319331096
Language: English
Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany
US$ 156.06
Convert currencyQuantity: 1 available
Add to basketTaschenbuch. Condition: Neu. This item is printed on demand - Print on Demand Titel. Neuware -This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties.The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 612 pp. Englisch.
Published by Springer International Publishing, Springer Nature Switzerland Sep 2014, 2014
ISBN 10: 3319071386 ISBN 13: 9783319071381
Language: English
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
US$ 221.09
Convert currencyQuantity: 2 available
Add to basketBuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties. The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students. 612 pp. Englisch.
Seller: Majestic Books, Hounslow, United Kingdom
US$ 245.28
Convert currencyQuantity: 4 available
Add to basketCondition: New. Print on Demand pp. 609.
Seller: Majestic Books, Hounslow, United Kingdom
US$ 247.52
Convert currencyQuantity: 4 available
Add to basketCondition: New. Print on Demand.
Seller: Biblios, Frankfurt am main, HESSE, Germany
US$ 270.46
Convert currencyQuantity: 4 available
Add to basketCondition: New. PRINT ON DEMAND pp. 609.
Seller: Biblios, Frankfurt am main, HESSE, Germany
US$ 272.89
Convert currencyQuantity: 4 available
Add to basketCondition: New. PRINT ON DEMAND.