Comprehensive coverage of memory test problems at chip, array and board level is provided in this book. For each of these test levels a class of fault models is introduced along with tests for these models. The author also presents algorithms of relevant fault models, together with proofs of their correctness. Special attention is given to why a fault model belongs to a particular class and why it is of interest. A software package, suitable for use on IBM PCs and compatibles,is also available which consists of a set of memory test programs and a simulation package demonstrating how the algorithms are executed and the relationship of the algorithm with the memory.
"synopsis" may belong to another edition of this title.
As the size and density of semiconductor memories are increasing rapidly, testing them is becoming a major concern. This book tries to bring order to the vast amount of material published in the field by introducing a framework for ordering fault models and covering those test algorithms which are considered most efficient for finding the faults of each fault model. It presents memory test problems on the chip, array and board level, introducing fault models and tests for them at each of those levels.
"About this title" may belong to another edition of this title.
Book Description John Wiley & Sons Inc. Hardcover. Book Condition: New. 0471925861 New Condition. Bookseller Inventory # NEW6.1168244
Book Description John Wiley & Sons Inc, 1998. Hardcover. Book Condition: New. Bookseller Inventory # P110471925861