Synopsis
System-On-a-Chip Verification: Methodology and Techniques is the first book to cover verification strategies and methodologies for SOC verification from system level verification to the design sign- off. The topics covered include Introduction to the SOC design and verification aspects, System level verification in brief, Block level verification, Analog/mixed signal simulation, Simulation, HW/SW Co-verification, Static netlist verification, Physical verification, and Design sign-off in brief. All the verification aspects are illustrated with a single reference design for Bluetooth application.
System-On-a-Chip Verification: Methodology and Techniques takes a systematic approach that covers the following aspects of verification strategy in each chapter:
- Explanation of the objective involved in performing verification after a given design step;
- Features of options available;
- When to use a particular option;
- How to select an option; and
- Limitations of the option.
"synopsis" may belong to another edition of this title.
Other Popular Editions of the Same Title
Search results for System-on-a-Chip Verification: Methodology and Techniques
Stock Image
System-on-a-Chip Verification: Methodology and Techniques
Seller: HPB-Red, Dallas, TX, U.S.A.
Seller rating 5 out of 5 stars
Hardcover. Condition: Very Good. Connecting readers with great books since 1972! Used textbooks may not include companion materials such as access codes, etc. May have some wear or limited writing/highlighting. We ship orders daily and Customer Service is our top priority! Seller Inventory # S_357027613
Stock Image
System-on-a-Chip Verification: Methodology and Techniques
Seller: HPB-Red, Dallas, TX, U.S.A.
Seller rating 5 out of 5 stars
Hardcover. Condition: Good. Connecting readers with great books since 1972! Used textbooks may not include companion materials such as access codes, etc. May have some wear or writing/highlighting. We ship orders daily and Customer Service is our top priority! Seller Inventory # S_366789373
Stock Image
System-on-a-Chip Verification : Methodology and Techniques
Seller: Better World Books: West, Reno, NV, U.S.A.
Seller rating 5 out of 5 stars
Condition: Very Good. Used book that is in excellent condition. May show signs of wear or have minor defects. Seller Inventory # 16378949-6
Stock Image
System-on-a-Chip Verification : Methodology and Techniques
Seller: Better World Books, Mishawaka, IN, U.S.A.
Seller rating 5 out of 5 stars
Condition: Good. Former library book; may include library markings. Used book that is in clean, average condition without any missing pages. Seller Inventory # GRP90490945
Stock Image
System-On-A-Chip Verification: Methodology and Techniques
Seller: ThriftBooks-Atlanta, AUSTELL, GA, U.S.A.
Seller rating 5 out of 5 stars
Hardcover. Condition: Good. No Jacket. Pages can have notes/highlighting. Spine may show signs of wear. ~ ThriftBooks: Read More, Spend Less. Seller Inventory # G0792372794I3N00
Stock Image
System-on-a-Chip Verification: Methodology and Techniques
Seller: Books From California, Simi Valley, CA, U.S.A.
Seller rating 5 out of 5 stars
hardcover. Condition: Very Good. Seller Inventory # mon0003814357
Stock Image
System-on-a-Chip Verification: Methodology and Techniques
Seller: HPB Inc., Dallas, TX, U.S.A.
Seller rating 5 out of 5 stars
hardcover. Condition: Very Good. Connecting readers with great books since 1972! Used books may not include companion materials, and may have some shelf wear or limited writing. We ship orders daily and Customer Service is our top priority! Seller Inventory # S_424923199
Stock Image
System-on-a-Chip Verification: Methodology and Techniques
Seller: GoldBooks, Denver, CO, U.S.A.
Seller rating 5 out of 5 stars
Condition: new. Seller Inventory # 18M45_90_0792372794
Stock Image
System-on-a-Chip Verification: Methodology and Techniques
Published by
Kluwer Academic Publishers, 2001
ISBN 10: 0792372794
ISBN 13: 9780792372790
Used
Hardcover
Seller: Writers Den, Ottawa, ON, Canada
Seller rating 5 out of 5 stars
Hardcover. Condition: Fine. System-On-a-Chip Verification: Methodology and Techniques is the first book to cover verification strategies and methodologies for SOC verification from system level verification to the design sign- off. The topics covered include Introduction to the SOC design and verification aspects, System level verification in brief, Block level verification, Analog/mixed signal simulation, Simulation, HW/SW Co-verification, Static netlist verification, Physical verification, and Design sign-off in brief. All the verification aspects are illustrated with a single reference design for Bluetooth application. System-On-a-Chip Verification: Methodology and Techniques takes a systematic approach that covers the following aspects of verification strategy in each chapter: Explanation of the objective involved in performing verification after a given design step; Features of options available; When to use a particular option; How to select an option; and Limitations of the option. This exciting new book will be of interest to all designers and test professionals. Fine. Seller Inventory # ABE-1629312173661
Stock Image
System-on-a-Chip Verification: Methodology and Techniques
Seller: BennettBooksLtd, San Diego, NV, U.S.A.
Seller rating 5 out of 5 stars
hardcover. Condition: New. In shrink wrap. Looks like an interesting title! Seller Inventory # Q-0792372794