Items related to Advanced ASIC Chip Synthesis: Using Synopsys® Design...
Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler™ Physical Compiler™ and PrimeTime® - Hardcover
Synopsis
Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler® Physical Compiler® and PrimeTime®, Second Edition describes the advanced concepts and techniques used towards ASIC chip synthesis, physical synthesis, formal verification and static timing analysis, using the Synopsys suite of tools. In addition, the entire ASIC design flow methodology targeted for VDSM (Very-Deep-Sub-Micron) technologies is covered in detail.
The emphasis of this book is on real-time application of Synopsys tools, used to combat various problems seen at VDSM geometries. Readers will be exposed to an effective design methodology for handling complex, sub-micron ASIC designs. Significance is placed on HDL coding styles, synthesis and optimization, dynamic simulation, formal verification, DFT scan insertion, links to layout, physical synthesis, and static timing analysis. At each step, problems related to each phase of the design flow are identified, with solutions and work-around described in detail. In addition, crucial issues related to layout, which includes clock tree synthesis and back-end integration (links to layout) are also discussed at length. Furthermore, the book contains in-depth discussions on the basis of Synopsys technology libraries and HDL coding styles, targeted towards optimal synthesis solution.
Target audiences for this book are practicing ASIC design engineers and masters level students undertaking advanced VLSI courses on ASIC chip design and DFT techniques.
"synopsis" may belong to another edition of this title.
Search results for Advanced ASIC Chip Synthesis: Using Synopsys® Design...
Stock Image
Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler? Physical Compiler? and PrimeTime®
Seller: Gulf Coast Books, Cypress, TX, U.S.A.
Seller rating 5 out of 5 stars
hardcover. Condition: Good. Seller Inventory # 0792376447-3-32756683
Quantity: 1 available
Stock Image
Advanced ASIC Chip Synthesis: Using SynopsysĀ® Design Compilerā¢ Physical Compilerā¢ and PrimeTimeĀ®
Seller: Books From California, Simi Valley, CA, U.S.A.
Seller rating 4 out of 5 stars
hardcover. Condition: Very Good. Some shelf wear. Seller Inventory # mon0003654387
Quantity: 2 available
Stock Image
Advanced ASIC Chip Synthesis: Using SynopsysĀ® Design Compilerā¢ Physical Compilerā¢ and PrimeTimeĀ®
Seller: HPB-Red, Dallas, TX, U.S.A.
Seller rating 5 out of 5 stars
Hardcover. Condition: Good. Connecting readers with great books since 1972! Used textbooks may not include companion materials such as access codes, etc. May have some wear or writing/highlighting. We ship orders daily and Customer Service is our top priority! Seller Inventory # S_334019020
Quantity: 1 available
Stock Image
Advanced ASIC Chip Synthesis: Using SynopsysĀ® Design Compilerā¢ Physical Compilerā¢ and PrimeTimeĀ®
Seller: HPB-Red, Dallas, TX, U.S.A.
Seller rating 5 out of 5 stars
Hardcover. Condition: Acceptable. Connecting readers with great books since 1972. Used textbooks may not include companion materials such as access codes, etc. May have condition issues including wear and notes/highlighting. We ship orders daily and Customer Service is our top priority! Seller Inventory # S_424923205
Quantity: 1 available
Stock Image
Advanced ASIC Chip Synthesis : Using Synopsys® Design Compileræ Physical Compileræ and PrimeTime®
Seller: Buchpark, Trebbin, Germany
Seller rating 5 out of 5 stars
Condition: Gut. Zustand: Gut | Seiten: 364 | Sprache: Englisch | Produktart: Bücher. Seller Inventory # 2700901/3
Quantity: 1 available
Stock Image
Advanced ASIC Chip Synthesis: Using Synopsys(r) Design Compiler(tm) Physical Compiler(tm) and Primetime(r)
Seller: Lost Books, AUSTIN, TX, U.S.A.
Seller rating 5 out of 5 stars
Hard cover. 2nd 2002 ed. Sewn binding. Cloth over boards. 328 p. Contains: Unspecified. Audience: General/trade. Very good. Appears rarely used, if ever. May show slight shelf wear. All pages are crisp, clean, and unmarked. Seller Inventory # Alibris.0014733
Quantity: 1 available
Stock Image
Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler? Physical Compiler? and PrimeTime®
Seller: Lucky's Textbooks, Dallas, TX, U.S.A.
Seller rating 5 out of 5 stars
Condition: New. Seller Inventory # ABLIING23Feb2416190184649
Quantity: Over 20 available
Seller Image
Advanced ASIC Chip Synthesis
Seller: moluna, Greven, Germany
Seller rating 5 out of 5 stars
Gebunden. Condition: New. Seller Inventory # 5970320
Quantity: Over 20 available
Stock Image
Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler? Physical Compiler? and PrimeTime®
Seller: Ria Christie Collections, Uxbridge, United Kingdom
Seller rating 5 out of 5 stars
Condition: New. In. Seller Inventory # ria9780792376446_new
Quantity: Over 20 available
Seller Image
Advanced ASIC Chip Synthesis
Print on DemandSeller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
Buch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler® Physical Compiler® and PrimeTime®, Second Edition describes the advanced concepts and techniques used towards ASIC chip synthesis, physical synthesis, formal verification and static timing analysis, using the Synopsys suite of tools. In addition, the entire ASIC design flow methodology targeted for VDSM (Very-Deep-Sub-Micron) technologies is covered in detail. The emphasis of this book is on real-time application of Synopsys tools, used to combat various problems seen at VDSM geometries. Readers will be exposed to an effective design methodology for handling complex, sub-micron ASIC designs. Significance is placed on HDL coding styles, synthesis and optimization, dynamic simulation, formal verification, DFT scan insertion, links to layout, physical synthesis, and static timing analysis. At each step, problems related to each phase of the design flow are identified, with solutions and work-around described in detail. In addition, crucial issues related to layout, which includes clock tree synthesis and back-end integration (links to layout) are also discussed at length. Furthermore, the book contains in-depth discussions on the basis of Synopsys technology libraries and HDL coding styles, targeted towards optimal synthesis solution. Target audiences for this book are practicing ASIC design engineers and masters level students undertaking advanced VLSI courses on ASIC chip design and DFT techniques. 364 pp. Englisch. Seller Inventory # 9780792376446
Quantity: 2 available