Items related to Principles of Verifiable RTL Design: A Functional Coding...
Principles of Verifiable RTL Design: A Functional Coding Style Supporting Verification Processes in Verilog - Hardcover
Synopsis
Principles of Verifiable RTL Design: A Functional Coding Style Supporting Verification Processes in Verilog explains how you can write Verilog to describe chip designs at the RT-level in a manner that cooperates with verification processes. This cooperation can return an order of magnitude improvement in performance and capacity from tools such as simulation and equivalence checkers. It reduces the labor costs of coverage and formal model checking by facilitating communication between the design engineer and the verification engineer. It also orients the RTL style to provide more useful results from the overall verification process.
The intended audience for Principles of Verifiable RTL Design: A Functional Coding Style Supporting Verification Processes in Verilog is engineers and students who need an introduction to various design verification processes and a supporting functional Verilog RTL coding style. A second intended audience is engineers who have been through introductory training in Verilog and now want to develop good RTL writing practices for verification. A third audience is Verilog language instructors who are using a general text on Verilog as the course textbook but want to enrich their lectures with an emphasis on verification. A fourth audience is engineers with substantial Verilog experience who want to improve their Verilog practice to work better with RTL Verilog verification tools. A fifth audience is design consultants searching for proven verification-centric methodologies. A sixth audience is EDA verification tool implementers who want some suggestions about a minimal Verilog verification subset.
Principles of Verifiable RTL Design: A Functional Coding Style Supporting Verification Processes in Verilog is based on the reality that comes from actual large-scale product design process and tool experience.
"synopsis" may belong to another edition of this title.
Synopsis
Explaining how you can write Verilog to describe chip designs at the RT-level in a manner that co-operates with verification processes, this text focuses on how this co-operation can return an order of magnitude improvement in performance and capacity from tools such as simulation and equivalence checkers. It reduces the labour costs of coverage and formal model checking by facilitating communication between the design engineer and the verification engineer. It also orients the RTL style to provide more useful results from the overall verification process.
"About this title" may belong to another edition of this title.
- PublisherKluwer Academic Publishers
- Publication date2000
- ISBN 10 0792377885
- ISBN 13 9780792377887
- BindingHardcover
- LanguageEnglish
- Edition number1
- Number of pages272
- EditorBening Lionel, Foster Harry
Other Popular Editions of the Same Title
Search results for Principles of Verifiable RTL Design: A Functional Coding...
Stock Image
Principles of Verifiable RTL Design : A Functional Coding Style Supporting Verification Processes in Verilog
Seller: Better World Books: West, Reno, NV, U.S.A.
Seller rating 5 out of 5 stars
Condition: Very Good. 1st Edition. Used book that is in excellent condition. May show signs of wear or have minor defects. Seller Inventory # 5102596-6
Quantity: 1 available
Stock Image
Principles of Verifiable RTL Design : A Functional Coding Style Supporting Verification Processes in Verilog
Seller: Better World Books, Mishawaka, IN, U.S.A.
Seller rating 5 out of 5 stars
Condition: As New. 1st Edition. Used book that is in almost brand-new condition. Seller Inventory # 50877156-6
Quantity: 1 available
Stock Image
Principles of Verifiable Rtl Design: A Functional Coding Style Supporting Verification Processes in Verilog
Published by
Kluwer Academic Publishers, 2000
ISBN 10: 0792377885
ISBN 13: 9780792377887
Used
Hardcover
Seller: ThriftBooks-Dallas, Dallas, TX, U.S.A.
Seller rating 5 out of 5 stars
Hardcover. Condition: Very Good. No Jacket. May have limited writing in cover pages. Pages are unmarked. ~ ThriftBooks: Read More, Spend Less 0.35. Seller Inventory # G0792377885I4N00
Quantity: 1 available
Stock Image
Principles of Verifiable Rtl Design: A Functional Coding Style Supporting Verification Processes in Verilog
Published by
Kluwer Academic Publishers, 2000
ISBN 10: 0792377885
ISBN 13: 9780792377887
Used
Hardcover
Seller: ThriftBooks-Atlanta, AUSTELL, GA, U.S.A.
Seller rating 5 out of 5 stars
Hardcover. Condition: Good. No Jacket. Pages can have notes/highlighting. Spine may show signs of wear. ~ ThriftBooks: Read More, Spend Less 0.35. Seller Inventory # G0792377885I3N00
Quantity: 1 available
Stock Image
Principles of Verifiable Rtl Design: A Functional Coding Style Supporting Verification Processes in Verilog
Published by
Kluwer Academic Publishers, 2000
ISBN 10: 0792377885
ISBN 13: 9780792377887
Used
Hardcover
Seller: ThriftBooks-Atlanta, AUSTELL, GA, U.S.A.
Seller rating 5 out of 5 stars
Hardcover. Condition: Very Good. No Jacket. May have limited writing in cover pages. Pages are unmarked. ~ ThriftBooks: Read More, Spend Less 0.35. Seller Inventory # G0792377885I4N00
Quantity: 1 available
Stock Image
Principles of Verifiable Rtl Design: A Functional Coding Style Supporting Verification Processes in Verilog
Published by
Kluwer Academic Publishers, 2000
ISBN 10: 0792377885
ISBN 13: 9780792377887
Used
Hardcover
Seller: Munster & Company LLC, ABAA/ILAB, Corvallis, OR, U.S.A.
Seller rating 5 out of 5 stars
Condition: Good. Kluwer Academic Publishers, 2000. Cover very barely rubbed, top spine end/bottom corners bumped; fore-edge very barely soiled; binding tight; cover, edges, and interior intact and very clean; a nice copy. hardcover. Good. Seller Inventory # 594941
Quantity: 1 available
Stock Image
Principles of Verifiable RTL Design - A Functional Coding Style Supporting Verification Processes
Seller: Thomas F. Pesce', Anaheim, CA, U.S.A.
Seller rating 4 out of 5 stars
Hard Cover. Condition: Very Good. Purple covers and spine with bold clear, lettering. Pages are clean, tight and bright. The prior owner's initials are printed on the top pages' edges. Seller Inventory # 6022313
Quantity: 1 available
Stock Image
Principles of Verifiable Rtl Design:; a functional coding style supporting verification processes in Verilog
Published by
Kluwer Academic Publishers, Norwell, Mass, 2000
ISBN 10: 0792377885
ISBN 13: 9780792377887
Used
Hardcover
First Edition
Seller: BIBLIOPE by Calvello Books, Oakland, CA, U.S.A.
Seller rating 4 out of 5 stars
Hardcover. Condition: near fine(+). Purple octavo; xvii, 253 p, b&w illus; 24 cm. Contents: Register Transfer Level --; What is It? --; Verifiable RTL --; Applying Design Discipline --; The Verification Process --; Specification Design Decomposition --; High-Level Design Requirements --; Block-Level Specification and Design --; RTL Implementation --; Synthesis and Physical Design --; Functional Test Strategies --; Deterministic or Directed Test --; Random Test --; Transaction Analyzer Verification --; Chip Initialization Verification --; Synthesizable Testbench --; Transformation Test Strategies --; Coverage, Events and Assertions --; Coverage --; Ad-hoc Metrics --; Programming Code Metrics --; State Machine and Arc Coverage Metrics --; User Defined Metrics --; Fault Coverage Metrics --; Regression Analysis and Test Suite Optimization --; Event Monitors and Assertion Checkers --; Events --; Assertions --; Assertion Monitor Library Details --; Event Monitor and Assertion Checker Methodology --; Linting Strategy --; Implementation Considerations --; Event Monitor Database and Analysis --; RTL Methodology Basics --; Simple RTL Verifiable Subset --; Linting --; Linting in a design project --; Lint description --; Project Oriented --; Linting Message Examples --; Object-Based Hardware Design --; OBHD and Simulation --; OBHD and Formal Verification --; OBHD and Physical Design --; OBHD Synthesis --; OBHD Scan Chain Hookup --; A Text Macro Implementation --; RTL Logic Simulation --; Simulation History --; First Steps --; X, Z and Other States --; Function and Timing --; Gate to RTL Migration --; Acceleration and Emulation --; Language Standardization. Integrated circuits -- Very large scale integration -- Computer-aided design. Faint rubbed fold to spine head & foot & folds, barely rubbed corners, else near fine(+). First edition (presumed; no earlier dates stated). Seller Inventory # 23856
Quantity: 1 available
Stock Image
Principles of Verifiable RTL Design - A Functional Coding Style Supporting Verification Processes
Published by
Kluwer Academic Publishers Group, 2000
ISBN 10: 0792377885
ISBN 13: 9780792377887
Used
Hardcover
Signed
Seller: The Book Bin, Salem, OR, U.S.A.
Seller rating 5 out of 5 stars
Hardcover. Condition: Very Good. Signed by authors Lionel Bening and Harry Foster at the first page. Covers very good with only minor shelf-wear. Spine square. Binding sound. No jacket, as issued. Prior owner's name penned to top of textblock. Pages else clean, interior bright and unmarked. Signed. Seller Inventory # BBS-2020342
Quantity: 1 available
Stock Image
Principles of Verifiable RTL Design - A Functional Coding Style Supporting Verification Processes
Seller: The Book Spot, Sioux Falls, MN, U.S.A.
Seller rating 4 out of 5 stars
Hardcover. Seller Inventory # Abebooks205643
Quantity: 1 available