Items related to Timing Optimization Through Clock Skew Scheduling
Synopsis
History of the Book The last three decades have witnessed an explosive development in integrated circuit fabrication technologies. The complexities of cur rent CMOS circuits are reaching beyond the 100 nanometer feature size and multi-hundred million transistors per integrated circuit. To fully exploit this technological potential, circuit designers use sophisticated Computer-Aided Design (CAD) tools. While supporting the talents of innumerable microelectronics engineers, these CAD tools have become the enabling factor responsible for the successful design and implemen tation of thousands of high performance, large scale integrated circuits. This research monograph originated from a body of doctoral disserta tion research completed by the first author at the University of Rochester from 1994 to 1999 while under the supervision of Prof. Eby G. Friedman. This research focuses on issues in the design of the clock distribution net work in large scale, high performance digital synchronous circuits and particularly, on algorithms for non-zero clock skew scheduling. During the development of this research, it has become clear that incorporating timing issues into the successful integrated circuit design process is of fundamental importance, particularly in that advanced theoretical de velopments in this area have been slow to reach the designers' desktops.
"synopsis" may belong to another edition of this title.
From the Back Cover
Timing Optimization Through Clock Skew Scheduling focuses on optimizing the timing of large scale, high performance, digital synchronous systems. A particular emphasis is placed on algorithms for non-zero clock skew scheduling to improve the performance and reliability of VLSI circuits.
This research monograph answers the need for a broad introduction to state-of-the-art clock skew scheduling algorithms from a circuit, graph, and mathematical optimization background. A detailed description of clock skew scheduling application on edge-triggered and level-sensitive circuits, synchronized with single and multi-phase clocking schemes, and formulated as linear programming (LP) and quadratic programming (QP) formulations are provided along with an analysis of optimal computer solution techniques. Theoretical limits of improvement in clock frequency through clock skew scheduling are highlighted. Hints and a preliminary implementation of a parallel skew scheduling application are also included.
Timing Optimization Through Clock Skew Scheduling contains sufficient detail for the advanced CAD algorithm developer, researcher and graduate student. Furthermore, with the material provided on timing properties and optimization, those readers with less background can also benefit from this book.
"About this title" may belong to another edition of this title.
- PublisherSpringer
- Publication date2000
- ISBN 10 0792377966
- ISBN 13 9780792377962
- BindingHardcover
- LanguageEnglish
- Number of pages215
Other Popular Editions of the Same Title
Search results for Timing Optimization Through Clock Skew Scheduling
Stock Image
Timing Optimization Through Clock Skew Scheduling
Published by
Kluwer Academic Publishers, Boston, 2000
ISBN 10: 0792377966
ISBN 13: 9780792377962
Used
Hardcover
Seller: PsychoBabel & Skoob Books, Didcot, United Kingdom
Seller rating 5 out of 5 stars
hardcover. Condition: Very Good. Dust Jacket Condition: No Dust Jacket. Name from previous owner on FEP. Otherwise like new. No dust jacket. MB. Used. Seller Inventory # 248563
Quantity: 1 available
Stock Image
Timing Optimization Through Clock Skew Scheduling
Published by
Kluwer Academic Publishers, Norwell, Massachusetts, U.S.A., 2000
ISBN 10: 0792377966
ISBN 13: 9780792377962
Used
Hardcover
First Edition
Seller: PsychoBabel & Skoob Books, Didcot, United Kingdom
Seller rating 5 out of 5 stars
hardcover. Condition: Very Good. Dust Jacket Condition: No Dust Jacket. First Edition. Orange hardcover and contents in almost new condition, showing minimal signs of wear. Previous owner's name on FEP. Profusely illustrated by diagrams and tables. No dust jacket. T. Used. Seller Inventory # 249209
Quantity: 1 available
Stock Image
Timing Optimization Through Clock Skew Scheduling
Seller: Hard To Find Editions, Bristol, AVON, United Kingdom
Seller rating 5 out of 5 stars
Hardcover. Condition: Good. This book has been read. Personal biro inscription to upper edge of front cover and its inner face. However, all pages are intact with no highlighting or writing contained within. The spine remains undamaged with tight binding and the book is generally in very good condition. Fast dispatch within and from the UK. 100% money-back guarantee. Seller Inventory # ABE-1730233962427
Quantity: 1 available
Stock Image
Timing Optimization Through Clock Skew Scheduling
Seller: Buchpark, Trebbin, Germany
Seller rating 5 out of 5 stars
Condition: Sehr gut. Zustand: Sehr gut - Neubindung, Buchschnitt leicht verkürzt | Seiten: 220 | Sprache: Englisch | Produktart: Bücher. Seller Inventory # 1369688/12
Quantity: 1 available
Stock Image
Timing Optimization Through Clock Skew Scheduling
Seller: Lucky's Textbooks, Dallas, TX, U.S.A.
Seller rating 5 out of 5 stars
Condition: New. Seller Inventory # ABLIING23Feb2416190184769
Quantity: Over 20 available
Stock Image
Timing Optimization Through Clock Skew Scheduling
Seller: Ria Christie Collections, Uxbridge, United Kingdom
Seller rating 5 out of 5 stars
Condition: New. In. Seller Inventory # ria9780792377962_new
Quantity: Over 20 available
Seller Image
Timing Optimization Through Clock Skew Scheduling
Seller: moluna, Greven, Germany
Seller rating 5 out of 5 stars
Gebunden. Condition: New. Seller Inventory # 5970426
Quantity: Over 20 available
Seller Image
Timing Optimization Through Clock Skew Scheduling
Published by
Springer US, Springer New York, 2000
ISBN 10: 0792377966
ISBN 13: 9780792377962
New
Hardcover
Seller: AHA-BUCH GmbH, Einbeck, Germany
Seller rating 5 out of 5 stars
Buch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - History of the Book The last three decades have witnessed an explosive development in integrated circuit fabrication technologies. The complexities of cur rent CMOS circuits are reaching beyond the 100 nanometer feature size and multi-hundred million transistors per integrated circuit. To fully exploit this technological potential, circuit designers use sophisticated Computer-Aided Design (CAD) tools. While supporting the talents of innumerable microelectronics engineers, these CAD tools have become the enabling factor responsible for the successful design and implemen tation of thousands of high performance, large scale integrated circuits. This research monograph originated from a body of doctoral disserta tion research completed by the first author at the University of Rochester from 1994 to 1999 while under the supervision of Prof. Eby G. Friedman. This research focuses on issues in the design of the clock distribution net work in large scale, high performance digital synchronous circuits and particularly, on algorithms for non-zero clock skew scheduling. During the development of this research, it has become clear that incorporating timing issues into the successful integrated circuit design process is of fundamental importance, particularly in that advanced theoretical de velopments in this area have been slow to reach the designers' desktops. Seller Inventory # 9780792377962
Quantity: 1 available
Stock Image
Timing Optimization Through Clock Skew Scheduling
Print on DemandSeller: THE SAINT BOOKSTORE, Southport, United Kingdom
Seller rating 5 out of 5 stars
Hardback. Condition: New. This item is printed on demand. New copy - Usually dispatched within 5-9 working days 518. Seller Inventory # C9780792377962
Quantity: Over 20 available
Seller Image
Timing Optimization Through Clock Skew Scheduling
Print on DemandSeller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
Buch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -History of the Book The last three decades have witnessed an explosive development in integrated circuit fabrication technologies. The complexities of cur rent CMOS circuits are reaching beyond the 100 nanometer feature size and multi-hundred million transistors per integrated circuit. To fully exploit this technological potential, circuit designers use sophisticated Computer-Aided Design (CAD) tools. While supporting the talents of innumerable microelectronics engineers, these CAD tools have become the enabling factor responsible for the successful design and implemen tation of thousands of high performance, large scale integrated circuits. This research monograph originated from a body of doctoral disserta tion research completed by the first author at the University of Rochester from 1994 to 1999 while under the supervision of Prof. Eby G. Friedman. This research focuses on issues in the design of the clock distribution net work in large scale, high performance digital synchronous circuits and particularly, on algorithms for non-zero clock skew scheduling. During the development of this research, it has become clear that incorporating timing issues into the successful integrated circuit design process is of fundamental importance, particularly in that advanced theoretical de velopments in this area have been slow to reach the designers' desktops. 220 pp. Englisch. Seller Inventory # 9780792377962
Quantity: 2 available