Items related to Hierarchical Modeling for VLSI Circuit Testing (The...
Hierarchical Modeling for VLSI Circuit Testing (The Springer International Series in Engineering and Computer Science, 89) - Hardcover
Synopsis
Test generation is one of the most difficult tasks facing the designer of complex VLSI-based digital systems. Much of this difficulty is attributable to the almost universal use in testing of low, gate-level circuit and fault models that predate integrated circuit technology. It is long been recognized that the testing prob lem can be alleviated by the use of higher-level methods in which multigate modules or cells are the primitive components in test generation; however, the development of such methods has proceeded very slowly. To be acceptable, high-level approaches should be applicable to most types of digital circuits, and should provide fault coverage comparable to that of traditional, low-level methods. The fault coverage problem has, perhaps, been the most intractable, due to continued reliance in the testing industry on the single stuck-line (SSL) fault model, which is tightly bound to the gate level of abstraction. This monograph presents a novel approach to solving the foregoing problem. It is based on the systematic use of multibit vectors rather than single bits to represent logic signals, including fault signals. A circuit is viewed as a collection of high-level components such as adders, multiplexers, and registers, interconnected by n-bit buses. To match this high-level circuit model, we introduce a high-level bus fault that, in effect, replaces a large number of SSL faults and allows them to be tested in parallel. However, by reducing the bus size from n to one, we can obtain the traditional gate-level circuit and models.
"synopsis" may belong to another edition of this title.
- PublisherSpringer
- Publication date1989
- ISBN 10 079239058X
- ISBN 13 9780792390589
- BindingHardcover
- LanguageEnglish
- Number of pages172
Other Popular Editions of the Same Title
Search results for Hierarchical Modeling for VLSI Circuit Testing (The...
Seller Image
Hierarchical Modeling for VLSI Circuit Testing (The Springer International Series in Engineering and Computer Science, 89)
Seller: Goodwill of Silicon Valley, SAN JOSE, CA, U.S.A.
Seller rating 4 out of 5 stars
Condition: very_good. Supports Goodwill of Silicon Valley job training programs. The cover and pages are in very good condition! The cover and any other included accessories are also in very good condition showing some minor use. The spine is straight, there are no rips tears or creases on the cover or the pages. Seller Inventory # GWSVV.079239058X.VG
Quantity: 1 available
Stock Image
Hierarchical Modeling for VLSI Circuit Testing (The Springer International Series in Engineering and Computer Science, 89)
Seller: BOOKWEST, Phoenix, AZ, U.S.A.
Seller rating 2 out of 5 stars
Hardcover. Condition: New. US SELLER SHIPS FAST FROM USA. Seller Inventory # DOM-136B2-079239058X-HC-2P1-Wht
Quantity: 1 available
Seller Image
Hierarchical Modeling for VLSI Circuit Testing (The Kluwer International Series in Engineering and Computer Science)
Seller: Antiquariat Bookfarm, Löbnitz, Germany
Seller rating 5 out of 5 stars
Hardcover. 1990. 160 Seiten Ehem. Bibliotheksexemplar mit üblichen Merkmalen wie Signatur und Stempel. Moderate Lager- und Gebrauchsspuren. Text bis auf selten mögliche Anstreichungen sauber. Insgesamt guter Zustand. Sprache: englisch. Ex library book with stamps and signature. Slight signs of use. Good condition. Language: english. 9780792390589 Sprache: Englisch Gewicht in Gramm: 939. Seller Inventory # 1106144
Quantity: 1 available
Stock Image
Hierarchical Modeling for VLSI Circuit Testing (The Springer International Series in Engineering and Computer Science, 89)
Seller: Lucky's Textbooks, Dallas, TX, U.S.A.
Seller rating 5 out of 5 stars
Condition: New. Seller Inventory # ABLIING23Feb2416190185611
Quantity: Over 20 available
Stock Image
Hierarchical Modelling for Very Large Scale Integration Circuit Testing (Kluwer International Series in Engineering & Computer Science, Vlsi, Computer Architecture & Digit)
Published by
Kluwer Academic Publishers, 1989
ISBN 10: 079239058X
ISBN 13: 9780792390589
New
Hardcover
Seller: New Book Sale, London, United Kingdom
Seller rating 5 out of 5 stars
Hardcover. Condition: New. Usually Dispatched within 1-2 Business Days , Buy with confidence , excellent customer service. Seller Inventory # 079239058X--56
Quantity: 5 available
Stock Image
Hierarchical Modeling for VLSI Circuit Testing (The Springer International Series in Engineering and Computer Science, 89)
Seller: Ria Christie Collections, Uxbridge, United Kingdom
Seller rating 5 out of 5 stars
Condition: New. In. Seller Inventory # ria9780792390589_new
Quantity: Over 20 available
Stock Image
Hierarchical Modeling for VLSI Circuit Testing
Print on DemandSeller: THE SAINT BOOKSTORE, Southport, United Kingdom
Seller rating 5 out of 5 stars
Hardback. Condition: New. This item is printed on demand. New copy - Usually dispatched within 5-9 working days 970. Seller Inventory # C9780792390589
Quantity: Over 20 available
Seller Image
Hierarchical Modeling for VLSI Circuit Testing
Seller: moluna, Greven, Germany
Seller rating 5 out of 5 stars
Gebunden. Condition: New. Test generation is one of the most difficult tasks facing the designer of complex VLSI-based digital systems. Much of this difficulty is attributable to the almost universal use in testing of low, gate-level circuit and fault models that predate integrated . Seller Inventory # 458443287
Quantity: Over 20 available
Seller Image
Hierarchical Modeling for VLSI Circuit Testing
Seller: AHA-BUCH GmbH, Einbeck, Germany
Seller rating 5 out of 5 stars
Buch. Condition: Neu. Neuware - Test generation is one of the most difficult tasks facing the designer of complex VLSI-based digital systems. Much of this difficulty is attributable to the almost universal use in testing of low, gate-level circuit and fault models that predate integrated circuit technology. It is long been recognized that the testing prob lem can be alleviated by the use of higher-level methods in which multigate modules or cells are the primitive components in test generation; however, the development of such methods has proceeded very slowly. To be acceptable, high-level approaches should be applicable to most types of digital circuits, and should provide fault coverage comparable to that of traditional, low-level methods. The fault coverage problem has, perhaps, been the most intractable, due to continued reliance in the testing industry on the single stuck-line (SSL) fault model, which is tightly bound to the gate level of abstraction. This monograph presents a novel approach to solving the foregoing problem. It is based on the systematic use of multibit vectors rather than single bits to represent logic signals, including fault signals. A circuit is viewed as a collection of high-level components such as adders, multiplexers, and registers, interconnected by n-bit buses. To match this high-level circuit model, we introduce a high-level bus fault that, in effect, replaces a large number of SSL faults and allows them to be tested in parallel. However, by reducing the bus size from n to one, we can obtain the traditional gate-level circuit and models. Seller Inventory # 9780792390589
Quantity: 2 available