Layout Minimization of CMOS Cells (The Springer International Series in Engineering and Computer Science)

0 avg rating
( 0 ratings by Goodreads )
 
9780792391821: Layout Minimization of CMOS Cells (The Springer International Series in Engineering and Computer Science)
View all copies of this ISBN edition:
 
 

The layout of an integrated circuit (lC) is the process of assigning geometric shape, size and position to the components (transistors and connections) used in its fabrication. Since the number of components in modem ICs is enormous, computer­ aided-design (CAD) programs are required to automate the difficult layout process. Prior CAD methods are inexact or limited in scope, and produce layouts whose area, and consequently manufacturing costs, are larger than necessary. This book addresses the problem of minimizing exactly the layout area of an important class of basic IC structures called CMOS cells. First, we precisely define the possible goals in area minimization for such cells, namely width and height minimization, with allowance for area-reducing reordering of transistors. We reformulate the layout problem in terms of a graph model and develop new graph-theoretic concepts that completely characterize the fundamental area minimization problems for series-parallel and nonseries-parallel circuits. These concepts lead to practical algorithms that solve all the basic layout minimization problems exactly, both for a single cell and for a one-dimensional array of such cells. Although a few of these layout problems have been solved or partially solved previously, we present here the first complete solutions to all the problems of interest.

"synopsis" may belong to another edition of this title.

Buy New View Book
List Price: US$ 169.99
US$ 106.61

Convert currency

Shipping: US$ 3.99
Within U.S.A.

Destination, rates & speeds

Add to Basket

Other Popular Editions of the Same Title

9781461366119: Layout Minimization of CMOS Cells (The Springer International Series in Engineering and Computer Science)

Featured Edition

ISBN 10:  1461366119 ISBN 13:  9781461366119
Publisher: Springer, 2012
Softcover

Top Search Results from the AbeBooks Marketplace

1.

Robert L. Maziasz, John P. Hayes
Published by Springer (1991)
ISBN 10: 0792391829 ISBN 13: 9780792391821
New Hardcover Quantity Available: 1
Seller:
Ergodebooks
(RICHMOND, TX, U.S.A.)
Rating
[?]

Book Description Springer, 1991. Hardcover. Condition: New. 1992. Seller Inventory # DADAX0792391829

More information about this seller | Contact this seller

Buy New
US$ 106.61
Convert currency

Add to Basket

Shipping: US$ 3.99
Within U.S.A.
Destination, rates & speeds

2.

Robert L. Maziasz; John P. Hayes
Published by Springer (1991)
ISBN 10: 0792391829 ISBN 13: 9780792391821
New Hardcover Quantity Available: 1
Seller:
Irish Booksellers
(Portland, ME, U.S.A.)
Rating
[?]

Book Description Springer, 1991. Condition: New. book. Seller Inventory # M0792391829

More information about this seller | Contact this seller

Buy New
US$ 136.29
Convert currency

Add to Basket

Shipping: US$ 3.27
Within U.S.A.
Destination, rates & speeds

3.

Robert L. Maziasz, John P. Hayes
Published by Springer, Netherlands (1991)
ISBN 10: 0792391829 ISBN 13: 9780792391821
New Hardcover Quantity Available: 10
Seller:
Book Depository hard to find
(London, United Kingdom)
Rating
[?]

Book Description Springer, Netherlands, 1991. Hardback. Condition: New. 1992 ed.. Language: English . This book usually ship within 10-15 business days and we will endeavor to dispatch orders quicker than this where possible. Brand New Book. The layout of an integrated circuit (lC) is the process of assigning geometric shape, size and position to the components (transistors and connections) used in its fabrication. Since the number of components in modem ICs is enormous, computer- aided-design (CAD) programs are required to automate the difficult layout process. Prior CAD methods are inexact or limited in scope, and produce layouts whose area, and consequently manufacturing costs, are larger than necessary. This book addresses the problem of minimizing exactly the layout area of an important class of basic IC structures called CMOS cells. First, we precisely define the possible goals in area minimization for such cells, namely width and height minimization, with allowance for area-reducing reordering of transistors. We reformulate the layout problem in terms of a graph model and develop new graph-theoretic concepts that completely characterize the fundamental area minimization problems for series-parallel and nonseries-parallel circuits. These concepts lead to practical algorithms that solve all the basic layout minimization problems exactly, both for a single cell and for a one-dimensional array of such cells. Although a few of these layout problems have been solved or partially solved previously, we present here the first complete solutions to all the problems of interest. Seller Inventory # LIE9780792391821

More information about this seller | Contact this seller

Buy New
US$ 155.62
Convert currency

Add to Basket

Shipping: FREE
From United Kingdom to U.S.A.
Destination, rates & speeds

4.

Robert L. Maziasz; John P. Hayes
ISBN 10: 0792391829 ISBN 13: 9780792391821
New Quantity Available: 5
Seller:
ReadWhiz
(Portland, OR, U.S.A.)
Rating
[?]

Book Description Condition: New. Seller Inventory # ria9780792391821_ing

More information about this seller | Contact this seller

Buy New
US$ 184.00
Convert currency

Add to Basket

Shipping: FREE
Within U.S.A.
Destination, rates & speeds

5.

Robert L. Maziasz; John P. Hayes
ISBN 10: 0792391829 ISBN 13: 9780792391821
New Quantity Available: 1
Seller:
BennettBooksLtd
(San Diego, CA, U.S.A.)
Rating
[?]

Book Description Condition: New. New. Seller Inventory # STR-0792391829

More information about this seller | Contact this seller

Buy New
US$ 180.58
Convert currency

Add to Basket

Shipping: US$ 4.95
Within U.S.A.
Destination, rates & speeds

6.

ROBERT L. MAZIASZ
Published by Springer (1991)
ISBN 10: 0792391829 ISBN 13: 9780792391821
New Hardcover Quantity Available: 1
Seller:
Herb Tandree Philosophy Books
(Stroud, GLOS, United Kingdom)
Rating
[?]

Book Description Springer, 1991. Hardback. Condition: NEW. 9780792391821 This listing is a new book, a title currently in-print which we order directly and immediately from the publisher. For all enquiries, please contact Herb Tandree Philosophy Books directly - customer service is our primary goal. Seller Inventory # HTANDREE0284594

More information about this seller | Contact this seller

Buy New
US$ 178.73
Convert currency

Add to Basket

Shipping: US$ 10.49
From United Kingdom to U.S.A.
Destination, rates & speeds

7.

Robert L. Maziasz, John P. Hayes
Published by Springer, Netherlands (1991)
ISBN 10: 0792391829 ISBN 13: 9780792391821
New Hardcover Quantity Available: 10
Print on Demand
Seller:
Book Depository International
(London, United Kingdom)
Rating
[?]

Book Description Springer, Netherlands, 1991. Hardback. Condition: New. 1992 ed.. Language: English . Brand New Book ***** Print on Demand *****. The layout of an integrated circuit (lC) is the process of assigning geometric shape, size and position to the components (transistors and connections) used in its fabrication. Since the number of components in modem ICs is enormous, computer- aided-design (CAD) programs are required to automate the difficult layout process. Prior CAD methods are inexact or limited in scope, and produce layouts whose area, and consequently manufacturing costs, are larger than necessary. This book addresses the problem of minimizing exactly the layout area of an important class of basic IC structures called CMOS cells. First, we precisely define the possible goals in area minimization for such cells, namely width and height minimization, with allowance for area-reducing reordering of transistors. We reformulate the layout problem in terms of a graph model and develop new graph-theoretic concepts that completely characterize the fundamental area minimization problems for series-parallel and nonseries-parallel circuits. These concepts lead to practical algorithms that solve all the basic layout minimization problems exactly, both for a single cell and for a one-dimensional array of such cells. Although a few of these layout problems have been solved or partially solved previously, we present here the first complete solutions to all the problems of interest. Seller Inventory # APC9780792391821

More information about this seller | Contact this seller

Buy New
US$ 189.46
Convert currency

Add to Basket

Shipping: FREE
From United Kingdom to U.S.A.
Destination, rates & speeds

8.

Robert L. Maziasz, John P. Hayes
Published by Springer, Netherlands (1991)
ISBN 10: 0792391829 ISBN 13: 9780792391821
New Hardcover Quantity Available: 10
Print on Demand
Seller:
The Book Depository
(London, United Kingdom)
Rating
[?]

Book Description Springer, Netherlands, 1991. Hardback. Condition: New. 1992 ed.. Language: English . Brand New Book ***** Print on Demand *****.The layout of an integrated circuit (lC) is the process of assigning geometric shape, size and position to the components (transistors and connections) used in its fabrication. Since the number of components in modem ICs is enormous, computer- aided-design (CAD) programs are required to automate the difficult layout process. Prior CAD methods are inexact or limited in scope, and produce layouts whose area, and consequently manufacturing costs, are larger than necessary. This book addresses the problem of minimizing exactly the layout area of an important class of basic IC structures called CMOS cells. First, we precisely define the possible goals in area minimization for such cells, namely width and height minimization, with allowance for area-reducing reordering of transistors. We reformulate the layout problem in terms of a graph model and develop new graph-theoretic concepts that completely characterize the fundamental area minimization problems for series-parallel and nonseries-parallel circuits. These concepts lead to practical algorithms that solve all the basic layout minimization problems exactly, both for a single cell and for a one-dimensional array of such cells. Although a few of these layout problems have been solved or partially solved previously, we present here the first complete solutions to all the problems of interest. Seller Inventory # APC9780792391821

More information about this seller | Contact this seller

Buy New
US$ 196.64
Convert currency

Add to Basket

Shipping: FREE
From United Kingdom to U.S.A.
Destination, rates & speeds

9.

Robert L. Maziasz; John P. Hayes
Published by Springer (1991)
ISBN 10: 0792391829 ISBN 13: 9780792391821
New Hardcover Quantity Available: 15
Print on Demand
Seller:
Rating
[?]

Book Description Springer, 1991. Condition: New. This item is printed on demand for shipment within 3 working days. Seller Inventory # LP9780792391821

More information about this seller | Contact this seller

Buy New
US$ 196.63
Convert currency

Add to Basket

Shipping: US$ 3.21
From Germany to U.S.A.
Destination, rates & speeds

10.

Robert L. Maziasz
Published by Kluwer Academic Publishers (1991)
ISBN 10: 0792391829 ISBN 13: 9780792391821
New Quantity Available: > 20
Print on Demand
Seller:
Books2Anywhere
(Fairford, GLOS, United Kingdom)
Rating
[?]

Book Description Kluwer Academic Publishers, 1991. HRD. Condition: New. New Book. Delivered from our UK warehouse in 4 to 14 business days. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000. Seller Inventory # IQ-9780792391821

More information about this seller | Contact this seller

Buy New
US$ 188.63
Convert currency

Add to Basket

Shipping: US$ 11.83
From United Kingdom to U.S.A.
Destination, rates & speeds

There are more copies of this book

View all search results for this book