Items related to Optimal VLSI Architectural Synthesis: Area, Performance...
Optimal VLSI Architectural Synthesis: Area, Performance and Testability (The Springer International Series in Engineering and Computer Science, 158) - Hardcover
Synopsis
Although research in architectural synthesis has been conducted for over ten years it has had very little impact on industry. This in our view is due to the inability of current architectural synthesizers to provide area-delay competitive (or "optimal") architectures, that will support interfaces to analog, asynchronous, and other complex processes. They also fail to incorporate testability. The OASIC (optimal architectural synthesis with interface constraints) architectural synthesizer and the CATREE (computer aided trees) synthesizer demonstrate how these problems can be solved. Traditionally architectural synthesis is viewed as NP hard and there fore most research has involved heuristics. OASIC demonstrates by using an IP approach (using polyhedral analysis), that most input algo rithms can be synthesized very fast into globally optimal architectures. Since a mathematical model is used, complex interface constraints can easily be incorporated and solved. Research in test incorporation has in general been separate from syn thesis research. This is due to the fact that traditional test research has been at the gate or lower level of design representation. Nevertheless as technologies scale down, and complexity of design scales up, the push for reducing testing times is increased. On way to deal with this is to incorporate test strategies early in the design process. The second half of this text examines an approach for integrating architectural synthesis with test incorporation. Research showed that test must be considered during synthesis to provide good architectural solutions which minimize Xlll area delay cost functions.
"synopsis" may belong to another edition of this title.
Search results for Optimal VLSI Architectural Synthesis: Area, Performance...
Stock Image
Optimal VLSI Architectural Synthesis: Area, Performance and Testability (The Springer International Series in Engineering and Computer Scien
Seller: Ammareal, Morangis, France
Seller rating 5 out of 5 stars
Hardcover. Condition: Très bon. Ancien livre de bibliothèque. Légères traces d'usure sur la couverture. Edition 1991. Ammareal reverse jusqu'à 15% du prix net de cet article à des organisations caritatives. ENGLISH DESCRIPTION Book Condition: Used, Very good. Former library book. Slight signs of wear on the cover. Edition 1991. Ammareal gives back up to 15% of this item's net price to charity organizations. Seller Inventory # D-706-848
Quantity: 1 available
Stock Image
Optimal VLSI Architectural Synthesis: Area Performance and Testability
Published by
Kluwer Academic Publishers, Boston, 1991
ISBN 10: 079239223X
ISBN 13: 9780792392231
Used
Hardcover
Seller: PsychoBabel & Skoob Books, Didcot, United Kingdom
Seller rating 5 out of 5 stars
hardcover. Condition: Very Good. Dust Jacket Condition: No Dust Jacket. Hardcover in very good condition. No jacket. Boards are lightly marked. Leading corners and spine ends are lightly bumped and worn. Previous owner's name penned on FEP. Pages are clean and contents are clear throughout. HCW. Used. Seller Inventory # 248214
Quantity: 1 available
Stock Image
Optimal VLSI Architectural Synthesis: Area, Performance and Testability
Seller: Anybook.com, Lincoln, United Kingdom
Seller rating 5 out of 5 stars
Condition: Good. This is an ex-library book and may have the usual library/used-book markings inside.This book has hardback covers. In good all round condition. Please note the Image in this listing is a stock photo and may not match the covers of the actual item,800grams, ISBN:079239223X. Seller Inventory # 5570227
Quantity: 1 available
Stock Image
Optimal VLSI Architectural Synthesis: Area, Performance and Testability (The Springer International Series in Engineering and Computer Science)
Seller: Bookmonger.Ltd, HILLSIDE, NJ, U.S.A.
Seller rating 4 out of 5 stars
Hardcover. Condition: New. Seller Inventory # mon0000429767
Quantity: 1 available
Stock Image
Optimal VLSI Architectural Synthesis: Area, Performance and Testability (The Springer International Series in Engineering and Computer Science)
Seller: Mispah books, Redhill, SURRE, United Kingdom
Seller rating 4 out of 5 stars
Hardcover. Condition: Like New. Like NewLIKE NEW. book. Seller Inventory # ERICA838079239223X3
Quantity: 1 available
Stock Image
Optimal VLSI Architectural Synthesis: Area, Performance and Testability (The Springer International Series in Engineering and Computer Science, 158)
Seller: Lucky's Textbooks, Dallas, TX, U.S.A.
Seller rating 5 out of 5 stars
Condition: New. Seller Inventory # ABLIING23Feb2416190185740
Quantity: Over 20 available
Stock Image
Optimal VLSI Architectural Synthesis: Area, Performance and Testability (The Springer International Series in Engineering and Computer Science, 158)
Seller: Ria Christie Collections, Uxbridge, United Kingdom
Seller rating 5 out of 5 stars
Condition: New. In. Seller Inventory # ria9780792392231_new
Quantity: Over 20 available
Seller Image
Optimal VLSI Architectural Synthesis
Print on DemandSeller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
Buch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Although research in architectural synthesis has been conducted for over ten years it has had very little impact on industry. This in our view is due to the inability of current architectural synthesizers to provide area-delay competitive (or 'optimal') architectures, that will support interfaces to analog, asynchronous, and other complex processes. They also fail to incorporate testability. The OASIC (optimal architectural synthesis with interface constraints) architectural synthesizer and the CATREE (computer aided trees) synthesizer demonstrate how these problems can be solved. Traditionally architectural synthesis is viewed as NP hard and there fore most research has involved heuristics. OASIC demonstrates by using an IP approach (using polyhedral analysis), that most input algo rithms can be synthesized very fast into globally optimal architectures. Since a mathematical model is used, complex interface constraints can easily be incorporated and solved. Research in test incorporation has in general been separate from syn thesis research. This is due to the fact that traditional test research has been at the gate or lower level of design representation. Nevertheless as technologies scale down, and complexity of design scales up, the push for reducing testing times is increased. On way to deal with this is to incorporate test strategies early in the design process. The second half of this text examines an approach for integrating architectural synthesis with test incorporation. Research showed that test must be considered during synthesis to provide good architectural solutions which minimize Xlll area delay cost functions. 312 pp. Englisch. Seller Inventory # 9780792392231
Quantity: 2 available
Seller Image
Optimal VLSI Architectural Synthesis
Print on DemandSeller: moluna, Greven, Germany
Seller rating 5 out of 5 stars
Gebunden. Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Although research in architectural synthesis has been conducted for over ten years it has had very little impact on industry. This in our view is due to the inability of current architectural synthesizers to provide area-delay competitive (or optimal ) arc. Seller Inventory # 5971342
Quantity: Over 20 available
Stock Image
Optimal VLSI Architectural Synthesis
Seller: Books Puddle, New York, NY, U.S.A.
Seller rating 4 out of 5 stars
Condition: New. pp. 308. Seller Inventory # 26320332
Quantity: 4 available