Items related to Computer-Aided Design Techniques for Low Power Sequential...

Computer-Aided Design Techniques for Low Power Sequential Logic Circuits (The Springer International Series in Engineering and Computer Science, 387) - Hardcover

 
9780792398295: Computer-Aided Design Techniques for Low Power Sequential Logic Circuits (The Springer International Series in Engineering and Computer Science, 387)

Synopsis

Rapid increases in chip complexity, increasingly faster clocks, and the proliferation of portable devices have combined to make power dissipation an important design parameter. The power consumption of a digital system determines its heat dissipation as well as battery life. For some systems, power has become the most critical design constraint.
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits presents a methodology for low power design. The authors first present a survey of techniques for estimating the average power dissipation of a logic circuit. At the logic level, power dissipation is directly related to average switching activity. A symbolic simulation method that accurately computes the average switching activity in logic circuits is then described. This method is extended to handle sequential logic circuits by modeling correlation in time and by calculating the probabilities of present state lines.
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits then presents a survey of methods to optimize logic circuits for low power dissipation which target reduced switching activity. A method to retime a sequential logic circuit where registers are repositioned such that the overall glitching in the circuit is minimized is also described. The authors then detail a powerful optimization method that is based on selectively precomputing the output logic values of a circuit one clock cycle before they are required, and using the precomputed value to reduce internal switching activity in the succeeding clock cycle.
Presented next is a survey of methods that reduce switching activity in circuits described at the register-transfer and behavioral levels. Also described is a scheduling algorithm that reduces power dissipation by maximising the inactivity period of the modules in a given circuit.
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits concludes with a summary and directions for future research.

"synopsis" may belong to another edition of this title.

  • PublisherSpringer
  • Publication date1996
  • ISBN 10 0792398297
  • ISBN 13 9780792398295
  • BindingHardcover
  • LanguageEnglish
  • Number of pages198

Buy Used

Condition: Very Good
Hardcover and contents in almost... View this item

Shipping: US$ 12.51
From United Kingdom to U.S.A.

Destination, rates & speeds

Add to basket

Other Popular Editions of the Same Title

9781461379010: Computer-Aided Design Techniques for Low Power Sequential Logic Circuits (The Springer International Series in Engineering and Computer Science)

Featured Edition

ISBN 10:  1461379016 ISBN 13:  9781461379010
Publisher: Springer, 2012
Softcover

Search results for Computer-Aided Design Techniques for Low Power Sequential...

Stock Image

Monteiro, Jose; Devadas, Srinivas
ISBN 10: 0792398297 ISBN 13: 9780792398295
Used Hardcover First Edition

Seller: PsychoBabel & Skoob Books, Didcot, United Kingdom

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

hardcover. Condition: Very Good. Dust Jacket Condition: No Dust Jacket. First Edition. Hardcover and contents in almost new condition, showing minimal signs of wear. Previous owner's name on FEP. No dust jacket. T. Used. Seller Inventory # 249138

Contact seller

Buy Used

US$ 50.12
Convert currency
Shipping: US$ 12.51
From United Kingdom to U.S.A.
Destination, rates & speeds

Quantity: 1 available

Add to basket

Stock Image

Monteiro, José; Devadas, Srinivas
Published by Springer, 1996
ISBN 10: 0792398297 ISBN 13: 9780792398295
New Hardcover

Seller: Lucky's Textbooks, Dallas, TX, U.S.A.

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Condition: New. Seller Inventory # ABLIING23Feb2416190186229

Contact seller

Buy New

US$ 178.51
Convert currency
Shipping: US$ 3.99
Within U.S.A.
Destination, rates & speeds

Quantity: Over 20 available

Add to basket

Stock Image

Monteiro, José; Devadas, Srinivas
Published by Springer, 1996
ISBN 10: 0792398297 ISBN 13: 9780792398295
New Hardcover

Seller: Ria Christie Collections, Uxbridge, United Kingdom

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Condition: New. In. Seller Inventory # ria9780792398295_new

Contact seller

Buy New

US$ 188.81
Convert currency
Shipping: US$ 15.78
From United Kingdom to U.S.A.
Destination, rates & speeds

Quantity: Over 20 available

Add to basket

Seller Image

Srinivas Devadas
Published by Springer US Nov 1996, 1996
ISBN 10: 0792398297 ISBN 13: 9780792398295
New Hardcover
Print on Demand

Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Buch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Rapid increases in chip complexity, increasingly faster clocks, and the proliferation of portable devices have combined to make power dissipation an important design parameter. The power consumption of a digital system determines its heat dissipation as well as battery life. For some systems, power has become the most critical design constraint. Computer-Aided Design Techniques for Low Power Sequential Logic Circuits presents a methodology for low power design. The authors first present a survey of techniques for estimating the average power dissipation of a logic circuit. At the logic level, power dissipation is directly related to average switching activity. A symbolic simulation method that accurately computes the average switching activity in logic circuits is then described. This method is extended to handle sequential logic circuits by modeling correlation in time and by calculating the probabilities of present state lines. Computer-Aided Design Techniques for Low Power Sequential Logic Circuits then presents a survey of methods to optimize logic circuits for low power dissipation which target reduced switching activity. A method to retime a sequential logic circuit where registers are repositioned such that the overall glitching in the circuit is minimized is also described. The authors then detail a powerful optimization method that is based on selectively precomputing the output logic values of a circuit one clock cycle before they are required, and using the precomputed value to reduce internal switching activity in the succeeding clock cycle. Presented next is a survey of methods that reduce switching activity in circuits described at the register-transfer and behavioral levels. Also described is a scheduling algorithm that reduces power dissipation by maximising the inactivity period of the modules in a given circuit. Computer-Aided Design Techniques for Low Power Sequential Logic Circuits concludes with a summary and directions for future research. 204 pp. Englisch. Seller Inventory # 9780792398295

Contact seller

Buy New

US$ 187.42
Convert currency
Shipping: US$ 26.08
From Germany to U.S.A.
Destination, rates & speeds

Quantity: 2 available

Add to basket

Seller Image

José Monteiro|Srinivas Devadas
Published by Springer US, 1996
ISBN 10: 0792398297 ISBN 13: 9780792398295
New Hardcover
Print on Demand

Seller: moluna, Greven, Germany

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Gebunden. Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Rapid increases in chip complexity, increasingly faster clocks, and the proliferation of portable devices have combined to make power dissipation an important design parameter. The power consumption of a digital system determines its heat dissipation as . Seller Inventory # 5971754

Contact seller

Buy New

US$ 159.01
Convert currency
Shipping: US$ 55.55
From Germany to U.S.A.
Destination, rates & speeds

Quantity: Over 20 available

Add to basket

Stock Image

Srinivas Devadas, José Monteiro
Published by Springer US, 1996
ISBN 10: 0792398297 ISBN 13: 9780792398295
Used Hardcover

Seller: Buchpark, Trebbin, Germany

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Condition: Gut. Zustand: Gut - Gebrauchs- und Lagerspuren. Innen: Seiten eingerissen. | Seiten: 204 | Sprache: Englisch | Produktart: Bücher. Seller Inventory # 3027522/3

Contact seller

Buy Used

US$ 168.25
Convert currency
Shipping: US$ 51.02
From Germany to U.S.A.
Destination, rates & speeds

Quantity: 2 available

Add to basket

Seller Image

Srinivas Devadas
Published by Springer US, Springer US, 1996
ISBN 10: 0792398297 ISBN 13: 9780792398295
New Hardcover

Seller: AHA-BUCH GmbH, Einbeck, Germany

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Buch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - Rapid increases in chip complexity, increasingly faster clocks, and the proliferation of portable devices have combined to make power dissipation an important design parameter. The power consumption of a digital system determines its heat dissipation as well as battery life. For some systems, power has become the most critical design constraint. Computer-Aided Design Techniques for Low Power Sequential Logic Circuits presents a methodology for low power design. The authors first present a survey of techniques for estimating the average power dissipation of a logic circuit. At the logic level, power dissipation is directly related to average switching activity. A symbolic simulation method that accurately computes the average switching activity in logic circuits is then described. This method is extended to handle sequential logic circuits by modeling correlation in time and by calculating the probabilities of present state lines. Computer-Aided Design Techniques for Low Power Sequential Logic Circuits then presents a survey of methods to optimize logic circuits for low power dissipation which target reduced switching activity. A method to retime a sequential logic circuit where registers are repositioned such that the overall glitching in the circuit is minimized is also described. The authors then detail a powerful optimization method that is based on selectively precomputing the output logic values of a circuit one clock cycle before they are required, and using the precomputed value to reduce internal switching activity in the succeeding clock cycle. Presented next is a survey of methods that reduce switching activity in circuits described at the register-transfer and behavioral levels. Also described is a scheduling algorithm that reduces power dissipation by maximising the inactivity period of the modules in a given circuit. Computer-Aided Design Techniques for Low Power Sequential Logic Circuits concludes with a summary and directions for future research. Seller Inventory # 9780792398295

Contact seller

Buy New

US$ 192.09
Convert currency
Shipping: US$ 34.45
From Germany to U.S.A.
Destination, rates & speeds

Quantity: 1 available

Add to basket

Stock Image

Monteiro, José
Published by Springer, 1996
ISBN 10: 0792398297 ISBN 13: 9780792398295
Used Hardcover

Seller: Mispah books, Redhill, SURRE, United Kingdom

Seller rating 4 out of 5 stars 4-star rating, Learn more about seller ratings

Hardcover. Condition: Like New. Like New. book. Seller Inventory # ERICA78707923982976

Contact seller

Buy Used

US$ 256.45
Convert currency
Shipping: US$ 32.93
From United Kingdom to U.S.A.
Destination, rates & speeds

Quantity: 1 available

Add to basket