Synopsis
Direct Transistor-level Layout for Digital Blocks Proposes a direct transistor-level layout approach for small blocks of custom digital logic as an alternative that accommodates demands for device-level flexibility. Useful for CAD tool and circuit designers, this approach aims to capture essential shape-level optimizations and incorporates timing optimization during layout. Full description
"synopsis" may belong to another edition of this title.
