Items related to Verification by Error Modeling: Using Testing Techniques...

Verification by Error Modeling: Using Testing Techniques in Hardware Verification (Frontiers in Electronic Testing, 25) - Hardcover

Book 4 of 40: Frontiers in Electronic Testing

Radecka, Katarzyna; Zilic, Zeljko

 
9781402076527: Verification by Error Modeling: Using Testing Techniques in Hardware Verification (Frontiers in Electronic Testing, 25)

Synopsis

This book presents the basis for reusing the test vector generation and simulation for the purpose of implementation verification, to result in a significant timesaving. It brings the results in the direction of merging manufacturing test vector generation and verification.

"synopsis" may belong to another edition of this title.

Review

From the reviews:

"This monograph presents, as its main contribution, methods to gain more confidence in verification by simulation. ... The methods presented in this book may be suitable to verify gate level circuits which may have small modifications after automatic optimization or some manual interaction." (Reiner Kolla, Zentralblatt MATH, Vol. 1049 (24), 2004)

"About this title" may belong to another edition of this title.