Digital Timing Macromodeling for VLSI Design Verification (The Springer International Series in Engineering and Computer Science)

0 avg rating
( 0 ratings by Goodreads )
 
9781461359821: Digital Timing Macromodeling for VLSI Design Verification (The Springer International Series in Engineering and Computer Science)
View all copies of this ISBN edition:
 
 

Digital Timing Macromodeling for VLSI Design Verification first of all provides an extensive history of the development of simulation techniques. It presents detailed discussion of the various techniques implemented in circuit, timing, fast-timing, switch-level timing, switch-level, and gate-level simulation. It also discusses mixed-mode simulation and interconnection analysis methods. The review in Chapter 2 gives an understanding of the advantages and disadvantages of the many techniques applied in modern digital macromodels.
The book also presents a wide variety of techniques for performing nonlinear macromodeling of digital MOS subcircuits which address a large number of shortcomings in existing digital MOS macromodels. Specifically, the techniques address the device model detail, transistor coupling capacitance, effective channel length modulation, series transistor reduction, effective transconductance, input terminal dependence, gate parasitic capacitance, the body effect, the impact of parasitic RC-interconnects, and the effect of transmission gates. The techniques address major sources of errors in existing macromodeling techniques, which must be addressed if macromodeling is to be accepted in commercial CAD tools by chip designers. The techniques presented in Chapters 4-6 can be implemented in other macromodels, and are demonstrated using the macromodel presented in Chapter 3. The new techniques are validated over an extremely wide range of operating conditions: much wider than has been presented for previous macromodels, thus demonstrating the wide range of applicability of these techniques.

"synopsis" may belong to another edition of this title.

Buy New View Book
List Price: US$ 169.99
US$ 151.56

Convert currency

Shipping: FREE
From United Kingdom to U.S.A.

Destination, rates & speeds

Add to Basket

Other Popular Editions of the Same Title

9780792395805: Digital Timing Macromodeling for VLSI Design Verification (The Springer International Series in Engineering and Computer Science)

Featured Edition

ISBN 10:  0792395808 ISBN 13:  9780792395805
Publisher: Springer, 1995
Hardcover

Top Search Results from the AbeBooks Marketplace

1.

Jeong-Taek Kong, David V. Overhauser
Published by Springer-Verlag New York Inc., United States (2012)
ISBN 10: 1461359821 ISBN 13: 9781461359821
New Paperback Quantity Available: 10
Seller:
Book Depository hard to find
(London, United Kingdom)

Book Description Springer-Verlag New York Inc., United States, 2012. Paperback. Condition: New. Language: English. Brand new Book. Digital Timing Macromodeling for VLSI Design Verification first of all provides an extensive history of the development of simulation techniques. It presents detailed discussion of the various techniques implemented in circuit, timing, fast-timing, switch-level timing, switch-level, and gate-level simulation. It also discusses mixed-mode simulation and interconnection analysis methods. The review in Chapter 2 gives an understanding of the advantages and disadvantages of the many techniques applied in modern digital macromodels. The book also presents a wide variety of techniques for performing nonlinear macromodeling of digital MOS subcircuits which address a large number of shortcomings in existing digital MOS macromodels. Specifically, the techniques address the device model detail, transistor coupling capacitance, effective channel length modulation, series transistor reduction, effective transconductance, input terminal dependence, gate parasitic capacitance, the body effect, the impact of parasitic RC-interconnects, and the effect of transmission gates. The techniques address major sources of errors in existing macromodeling techniques, which must be addressed if macromodeling is to be accepted in commercial CAD tools by chip designers. The techniques presented in Chapters 4-6 can be implemented in other macromodels, and are demonstrated using the macromodel presented in Chapter 3. The new techniques are validated over an extremely wide range of operating conditions: much wider than has been presented for previous macromodels, thus demonstrating the wide range of applicability of these techniques. Softcover reprint of the original 1st ed. 1995. Seller Inventory # LIE9781461359821

More information about this seller | Contact this seller

Buy New
US$ 151.56
Convert currency

Add to Basket

Shipping: FREE
From United Kingdom to U.S.A.
Destination, rates & speeds

2.

Jeong-Taek Kong, David V. Overhauser
Published by Springer-Verlag New York Inc., United States (2012)
ISBN 10: 1461359821 ISBN 13: 9781461359821
New Paperback Quantity Available: 10
Seller:
The Book Depository
(London, United Kingdom)

Book Description Springer-Verlag New York Inc., United States, 2012. Paperback. Condition: New. Language: English. Brand new Book. Digital Timing Macromodeling for VLSI Design Verification first of all provides an extensive history of the development of simulation techniques. It presents detailed discussion of the various techniques implemented in circuit, timing, fast-timing, switch-level timing, switch-level, and gate-level simulation. It also discusses mixed-mode simulation and interconnection analysis methods. The review in Chapter 2 gives an understanding of the advantages and disadvantages of the many techniques applied in modern digital macromodels. The book also presents a wide variety of techniques for performing nonlinear macromodeling of digital MOS subcircuits which address a large number of shortcomings in existing digital MOS macromodels. Specifically, the techniques address the device model detail, transistor coupling capacitance, effective channel length modulation, series transistor reduction, effective transconductance, input terminal dependence, gate parasitic capacitance, the body effect, the impact of parasitic RC-interconnects, and the effect of transmission gates. The techniques address major sources of errors in existing macromodeling techniques, which must be addressed if macromodeling is to be accepted in commercial CAD tools by chip designers. The techniques presented in Chapters 4-6 can be implemented in other macromodels, and are demonstrated using the macromodel presented in Chapter 3. The new techniques are validated over an extremely wide range of operating conditions: much wider than has been presented for previous macromodels, thus demonstrating the wide range of applicability of these techniques. Softcover reprint of the original 1st ed. 1995. Seller Inventory # AAV9781461359821

More information about this seller | Contact this seller

Buy New
US$ 151.56
Convert currency

Add to Basket

Shipping: FREE
From United Kingdom to U.S.A.
Destination, rates & speeds

3.

Kong, Jeong-Taek
Published by Springer (2017)
ISBN 10: 1461359821 ISBN 13: 9781461359821
New Paperback Quantity Available: 10
Print on Demand
Seller:
Ria Christie Collections
(Uxbridge, United Kingdom)

Book Description Springer, 2017. Paperback. Condition: New. PRINT ON DEMAND Book; New; Publication Year 2017; Not Signed; Fast Shipping from the UK. No. book. Seller Inventory # ria9781461359821_lsuk

More information about this seller | Contact this seller

Buy New
US$ 151.57
Convert currency

Add to Basket

Shipping: US$ 4.90
From United Kingdom to U.S.A.
Destination, rates & speeds

4.

Jeong-Taek Kong, David V. Overhauser
Published by Springer-Verlag New York Inc., United States (2012)
ISBN 10: 1461359821 ISBN 13: 9781461359821
New Paperback Quantity Available: 10
Seller:
Book Depository International
(London, United Kingdom)

Book Description Springer-Verlag New York Inc., United States, 2012. Paperback. Condition: New. Language: English. Brand new Book. Digital Timing Macromodeling for VLSI Design Verification first of all provides an extensive history of the development of simulation techniques. It presents detailed discussion of the various techniques implemented in circuit, timing, fast-timing, switch-level timing, switch-level, and gate-level simulation. It also discusses mixed-mode simulation and interconnection analysis methods. The review in Chapter 2 gives an understanding of the advantages and disadvantages of the many techniques applied in modern digital macromodels. The book also presents a wide variety of techniques for performing nonlinear macromodeling of digital MOS subcircuits which address a large number of shortcomings in existing digital MOS macromodels. Specifically, the techniques address the device model detail, transistor coupling capacitance, effective channel length modulation, series transistor reduction, effective transconductance, input terminal dependence, gate parasitic capacitance, the body effect, the impact of parasitic RC-interconnects, and the effect of transmission gates. The techniques address major sources of errors in existing macromodeling techniques, which must be addressed if macromodeling is to be accepted in commercial CAD tools by chip designers. The techniques presented in Chapters 4-6 can be implemented in other macromodels, and are demonstrated using the macromodel presented in Chapter 3. The new techniques are validated over an extremely wide range of operating conditions: much wider than has been presented for previous macromodels, thus demonstrating the wide range of applicability of these techniques. Softcover reprint of the original 1st ed. 1995. Seller Inventory # AAV9781461359821

More information about this seller | Contact this seller

Buy New
US$ 156.98
Convert currency

Add to Basket

Shipping: FREE
From United Kingdom to U.S.A.
Destination, rates & speeds

5.

Jeong-Taek Kong
Published by Springer (2012)
ISBN 10: 1461359821 ISBN 13: 9781461359821
New Quantity Available: > 20
Print on Demand
Seller:
Paperbackshop-US
(Wood Dale, IL, U.S.A.)

Book Description Springer, 2012. PAP. Condition: New. New Book. Shipped from US within 10 to 14 business days. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000. Seller Inventory # IQ-9781461359821

More information about this seller | Contact this seller

Buy New
US$ 190.26
Convert currency

Add to Basket

Shipping: US$ 3.99
Within U.S.A.
Destination, rates & speeds

6.

Jeong-Taek Kong
Published by Springer (2012)
ISBN 10: 1461359821 ISBN 13: 9781461359821
New Quantity Available: > 20
Print on Demand
Seller:
Books2Anywhere
(Fairford, GLOS, United Kingdom)

Book Description Springer, 2012. PAP. Condition: New. New Book. Delivered from our UK warehouse in 4 to 14 business days. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000. Seller Inventory # IQ-9781461359821

More information about this seller | Contact this seller

Buy New
US$ 194.22
Convert currency

Add to Basket

Shipping: US$ 11.40
From United Kingdom to U.S.A.
Destination, rates & speeds