Integrated System-Level Modeling of Network-on-Chip Enabled Multi-Processor Platforms
Kogel, Tim; Leupers, Rainer; Meyr, Heinrich
ISBN 10: 9048172020 ISBN 13: 9789048172023
Published by Springer, 2010
New
Soft cover
From
Kennys Bookstore, Olney, MD, U.S.A.
Seller rating 5 out of 5 stars
AbeBooks Seller since October 9, 2009
This specific item is no longer available.
About this Item
Description:
Num Pages: 186 pages, biography. BIC Classification: UM. Category: (P) Professional & Vocational. Dimension: 234 x 156 x 11. Weight in Grams: 310. . 2010. 1st ed. Softcover of orig. ed. 2006. Paperback. . . . . Books ship from the US and Ireland. Seller Inventory # V9789048172023
Synopsis:
We are presently observing a paradigm change in designing complex SoC as it occurs roughly every twelve years due to the exponentially increasing number of transistors on a chip. This design discontinuity, as all previous ones, is characterized by a move to a higher level of abstraction. This is required to cope with the rapidly increasing design costs. While the present paradigm change shares the move to a higher level of abstraction with all previous ones, there exists also a key difference. For the ?rst time shrinking geometries do not leadtoacorrespondingincreaseofperformance. InarecenttalkLisaSuofIBM pointed out that in 65nm technology only about 25% of performance increase can be attributed to scaling geometries while the lion share is due to innovative processor architecture [1]. We believe that this fact will revolutionize the entire semiconductor industry. What is the reason for the end of the traditional view of Moore’s law? It is instructive to look at the major drivers of the semiconductor industry: wireless communications and multimedia. Both areas are characterized by a rapidly increasingdemandofcomputationalpowerinordertoprocessthesophisticated algorithmsnecessarytooptimallyutilizethepreciousresourcebandwidth. The computational power cannot be provided by traditional processor architectures and shared bus type of interconnects. The simple reason for this fact is energy ef?ciency: there exist orders of magnitude between the energy ef?ciency of an algorithm implemented as a ?xed functionality computational element and of a software implementation on a processor.
Review:
From the reviews:
"The book covers most of the major areas of system-level design and modeling, and much of the work described has been incorporated into a commercial ESL tool ... . This book’s scope and range of pragmatic ideas make it valuable for a wide audience. ... When combined with the extensive list of references (260!), this is a very valuable resource for anyone interested in the area ... . It should resonate with students, researchers, and practical designers ... ." (Grant Martin, IEEE Design and Test of Computers, May-June, 2007)
"About this title" may belong to another edition of this title.
Bibliographic Details
Title: Integrated System-Level Modeling of ...
Publisher: Springer
Publication Date: 2010
Binding: Soft cover
Condition: New
Top Search Results from the AbeBooks Marketplace
Stock Image
Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms
Seller: Ria Christie Collections, Uxbridge, United Kingdom
Seller rating 5 out of 5 stars
Condition: New. In. Seller Inventory # ria9789048172023_new
Quantity: Over 20 available
Seller Image
Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms
Print on DemandSeller: moluna, Greven, Germany
Seller rating 4 out of 5 stars
Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. General introduction to SoC platform design and ESL design methodologiesComprehensive overview of the state-of-the-art research on ESL designLatest update on SystemC Transaction Level Modeling and standardizationTransaction-level tim. Seller Inventory # 5821046
Quantity: Over 20 available
Stock Image
Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms
Seller: Lucky's Textbooks, Dallas, TX, U.S.A.
Seller rating 5 out of 5 stars
Condition: New. Seller Inventory # ABLIING23Apr0316110338401
Quantity: Over 20 available
Seller Image
Integrated System-level Modeling of Network-on-chip Enabled Multi-processor Platforms
Seller: GreatBookPrices, Columbia, MD, U.S.A.
Seller rating 5 out of 5 stars
Condition: New. Seller Inventory # 19134204-n
Quantity: 15 available
Seller Image
Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms
Published by
Springer Netherlands Nov 2010, 2010
ISBN 10: 9048172020
ISBN 13: 9789048172023
New
Taschenbuch
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Integrated System-Level Modeling of Network-on-Chip Enabled Multi-Processor Platforms first gives a comprehensive update on recent developments in the area of SoC platforms and ESL design methodologies. The main contribution is the rigorous definition of a framework for modeling at the timing approximate level of abstraction. Subsequently this book presents a set of tools for the creation and exploration of timing approximate SoC platform models. 216 pp. Englisch. Seller Inventory # 9789048172023
Quantity: 2 available
Seller Image
Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms
Published by
Springer Netherlands, Springer Netherlands Nov 2010, 2010
ISBN 10: 9048172020
ISBN 13: 9789048172023
New
Taschenbuch
Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - Print on Demand Titel. Neuware -We are presently observing a paradigm change in designing complex SoC as it occurs roughly every twelve years due to the exponentially increasing number of transistors on a chip. This design discontinuity, as all previous ones, is characterized by a move to a higher level of abstraction. This is required to cope with the rapidly increasing design costs. While the present paradigm change shares the move to a higher level of abstraction with all previous ones, there exists also a key difference. For the rst time shrinking geometries do not leadtoacorrespondingincreaseofperformance. InarecenttalkLisaSuofIBM pointed out that in 65nm technology only about 25% of performance increase can be attributed to scaling geometries while the lion share is due to innovative processor architecture [1]. We believe that this fact will revolutionize the entire semiconductor industry. What is the reason for the end of the traditional view of Moore¿s law It is instructive to look at the major drivers of the semiconductor industry: wireless communications and multimedia. Both areas are characterized by a rapidly increasingdemandofcomputationalpowerinordertoprocessthesophisticated algorithmsnecessarytooptimallyutilizethepreciousresourcebandwidth. The computational power cannot be provided by traditional processor architectures and shared bus type of interconnects. The simple reason for this fact is energy ef ciency: there exist orders of magnitude between the energy ef ciency of an algorithm implemented as a xed functionality computational element and of a software implementation on a processor.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 216 pp. Englisch. Seller Inventory # 9789048172023
Quantity: 1 available
Seller Image
Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms
Published by
Springer Netherlands, Springer Netherlands, 2010
ISBN 10: 9048172020
ISBN 13: 9789048172023
New
Taschenbuch
Seller: AHA-BUCH GmbH, Einbeck, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - We are presently observing a paradigm change in designing complex SoC as it occurs roughly every twelve years due to the exponentially increasing number of transistors on a chip. This design discontinuity, as all previous ones, is characterized by a move to a higher level of abstraction. This is required to cope with the rapidly increasing design costs. While the present paradigm change shares the move to a higher level of abstraction with all previous ones, there exists also a key difference. For the rst time shrinking geometries do not leadtoacorrespondingincreaseofperformance. InarecenttalkLisaSuofIBM pointed out that in 65nm technology only about 25% of performance increase can be attributed to scaling geometries while the lion share is due to innovative processor architecture [1]. We believe that this fact will revolutionize the entire semiconductor industry. What is the reason for the end of the traditional view of Moore's law It is instructive to look at the major drivers of the semiconductor industry: wireless communications and multimedia. Both areas are characterized by a rapidly increasingdemandofcomputationalpowerinordertoprocessthesophisticated algorithmsnecessarytooptimallyutilizethepreciousresourcebandwidth. The computational power cannot be provided by traditional processor architectures and shared bus type of interconnects. The simple reason for this fact is energy ef ciency: there exist orders of magnitude between the energy ef ciency of an algorithm implemented as a xed functionality computational element and of a software implementation on a processor. Seller Inventory # 9789048172023
Quantity: 1 available
Stock Image
Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms (Paperback)
Published by
Springer, Dordrecht, 2010
ISBN 10: 9048172020
ISBN 13: 9789048172023
New
Paperback
First Edition
Seller: Grand Eagle Retail, Bensenville, IL, U.S.A.
Seller rating 5 out of 5 stars
Paperback. Condition: new. Paperback. We are presently observing a paradigm change in designing complex SoC as it occurs roughly every twelve years due to the exponentially increasing number of transistors on a chip. This design discontinuity, as all previous ones, is characterized by a move to a higher level of abstraction. This is required to cope with the rapidly increasing design costs. While the present paradigm change shares the move to a higher level of abstraction with all previous ones, there exists also a key difference. For the ?rst time shrinking geometries do not leadtoacorrespondingincreaseofperformance. InarecenttalkLisaSuofIBM pointed out that in 65nm technology only about 25% of performance increase can be attributed to scaling geometries while the lion share is due to innovative processor architecture [1]. We believe that this fact will revolutionize the entire semiconductor industry. What is the reason for the end of the traditional view of Moores law? It is instructive to look at the major drivers of the semiconductor industry: wireless communications and multimedia. Both areas are characterized by a rapidly increasingdemandofcomputationalpowerinordertoprocessthesophisticated algorithmsnecessarytooptimallyutilizethepreciousresourcebandwidth. The computational power cannot be provided by traditional processor architectures and shared bus type of interconnects. The simple reason for this fact is energy ef?ciency: there exist orders of magnitude between the energy ef?ciency of an algorithm implemented as a ?xed functionality computational element and of a software implementation on a processor. We are presently observing a paradigm change in designing complex SoC as it occurs roughly every twelve years due to the exponentially increasing number of transistors on a chip. Shipping may be from multiple locations in the US or from the UK, depending on stock availability. Seller Inventory # 9789048172023
Quantity: 1 available
Stock Image
Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms
Seller: California Books, Miami, FL, U.S.A.
Seller rating 5 out of 5 stars
Condition: New. Seller Inventory # I-9789048172023
Quantity: Over 20 available
Stock Image
Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms
Seller: Books Puddle, New York, NY, U.S.A.
Seller rating 4 out of 5 stars
Condition: New. pp. 216. Seller Inventory # 263094331
Quantity: 4 available