3D stacking of logic and memory devices is essential to keep the Moore's law ticking. In 3D integration, memory devices can be stacked on the top of processors. TSV based 3D memory architecture enables the reuse of logic dies with multiple memory layers. Conventional 3D memory suffer from speed, power and yield overhead due to large parasitic load of TSV and cross layer PVT variations. In order to overcome these limitations, this paper the physical design of a semi master-slave (SMS) architecture of 3D SRAM which provides a constant-load logic-SRAM interface across various stacked layers and high tolerance for variations in cross-layer PVT is introduced. The SMS scheme is combined with self-timed differential-TSV (STDT) employing a TSV-load tracking scheme to achieve small TSV voltage swing for suppressing power and speed overheads of cross-layer TSV signal communication resulting from large TSV parasitic loads in UMCP designs with scalable stacked layers and wide IO. This provides a universal memory capacity platform.

"About this title" may belong to another edition of this title.

Store Description

We specialise in General Interest Books from South Asian countries.

Visit Seller's Storefront

Seller's business information

BOOKS AND PERIODICALS AGENCY LTD
90 Barnet Gate Lane, Barnet, EN5 2AX, United Kingdom

Sale & Shipping Terms

Terms of Sale

Returns accepted if you are not satisfied with the Service or Book.

Shipping Terms

Best packaging and fast delivery

Shipping rates from United Kingdom to U.S.A.

Shipping rates from United Kingdom to U.S.A.
Order quantity	14 to 45 business days	5 to 10 business days
First item	US$ 8.71	US$ 13.21

Delivery times are set by sellers and vary by carrier and location. Orders passing through Customs may face delays and buyers are responsible for any associated duties or fees. Sellers may contact you regarding additional charges to cover any increased costs to ship your items.