Real Chip Design and Verification Using Verilog and VHDL (Paperback)
Ben Cohen
Sold by CitiRetail, Stevenage, United Kingdom
AbeBooks Seller since June 29, 2022
New - Soft cover
Condition: New
Quantity: 1 available
Add to basketSold by CitiRetail, Stevenage, United Kingdom
AbeBooks Seller since June 29, 2022
Condition: New
Quantity: 1 available
Add to basketPaperback. Real Chip Design and Verification Using Verilog and VHDL addresses the practical and real aspects of logic design, processes, and verification. It incorporates a collection of FPGA and ASIC design practices, and uses Verilog and VHDL as a tool for expression of the desired architectures. This book is not intended to teach either HDL, as there are several books specifically geared toward teaching the languages. However, it provides various architectural design primitives, applications, and verification techniques, along with design methodologies and common practices. Shipping may be from our UK warehouse or from our Australian or US warehouses, depending on stock availability.
Seller Inventory # 9781539769712
VHDL Coding Styles and Methodologies,
first and second editions,
VHDL Answers to Frequently Asked Questions, first and second editions
Component Design by Example
... a Step-by-Step Process Using VHDL with UART as Vehicle
"About this title" may belong to another edition of this title.
Orders can be returned within 30 days of receipt.
Please note that titles are dispatched from our US, Canadian or Australian warehouses. Delivery times specified in shipping terms. Orders ship within 2 business days. Delivery to your door then takes 7-14 days.