Veidenbaum Alex (8 results)
High Performance Computing: 5th International Symposium, ISHPC 2003, Tokyo-Odaiba, Japan, October 20-22, 2003, Proceedings (Lecture Notes in Computer Science)
Veidenbaum, Alex [Editor]; Joe, Kazuki [Editor]; Amano, Hideharu [Editor]; Aiso, Hideo [Editor];
- Softcover
Seller: GuthrieBooks, Spring Branch, TX, U.S.A.GuthrieBooks
Contact seller5-star sellerCondition: Used - Very good
US$ 47.88
US$ 6.99 shippingShips within U.S.A.Quantity: 1 available
Paperback. Condition: Very Good. Ex-library paperback in very nice condition with the usual markings and attachments. Text block clean and unmarked. Tight binding.
- Softcover
Seller: moluna, Greven, Germanymoluna
Contact seller5-star sellerCondition: New
US$ 56.96
US$ 56.01 shippingShips from Germany to U.S.A.Quantity: Over 20 available
Kartoniert / Broschiert. Condition: New.
- Softcover
Seller: AHA-BUCH GmbH, Einbeck, GermanyAHA-BUCH GmbH
Contact seller5-star sellerCondition: New
US$ 70.62
US$ 73.63 shippingShips from Germany to U.S.A.Quantity: 1 available
Taschenbuch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - The 5th International Symposium on High Performance Computing (ISHPC-V) was held in Odaiba, Tokyo, Japan, October 20-22, 2003. The symposium was thoughtfully planned, organized, and supported by the ISHPC Organizing C- mittee and its collaborating…organizations. The ISHPC-V program included two keynote speeches, several invited talks, two panel discussions, and technical sessions covering theoretical and applied research topics in high-performance computing and representing both academia and industry. One of the regular sessions highlighted the research results of the ITBL project (IT-based research laboratory, ITBL is a Japanese national project started in 2001 with the objective of re- izing a virtual joint research environment using information technology. ITBL aims to connect 100 supercomputers located in main Japanese scienti c research laboratories via high-speed networks. A total of 58 technical contributions from 11 countries were submitted to ISHPC-V. Each paper received at least three peer reviews. After a thorough evaluation process, the program committee selected 14 regular (12-page) papers for presentation at the symposium. In addition, several other papers with fav- able reviews were recommended for a poster session presentation. They are also included in the proceedings as short (8-page) papers. Theprogramcommitteegaveadistinguishedpaperawardandabeststudent paper award to two of the regular papers. The distinguished paper award was given for 'Code and Data Transformations for Improving Shared Cache P- formance on SMT Processors' by Dimitrios S. Nikolopoulos. The best student paper award was given for 'Improving Memory Latency Aware Fetch Policies for SMT Processors' by Francisco J. Cazorla.
- Softcover
Seller: Mispah books, Redhill, SURRE, United KingdomMispah books
Contact seller4-star sellerCondition: Used - As new
US$ 139.53
US$ 33.53 shippingShips from United Kingdom to U.S.A.Quantity: 1 available
Paperback. Condition: Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book.
- Hardcover
Seller: Affordable Collectibles, Columbia, MO, U.S.A.Affordable Collectibles
Contact seller5-star sellerCondition: Used - Very good
US$ 180.00
US$ 4.00 shippingShips within U.S.A.Quantity: 1 available
Hardcover. Condition: Very Good. About like new with no marks. Sharp corners.
Innovative Architecture for Future Generation High-Performance Processors and Systems
International Workshop on Innovative Architecture, Maui High
- Hardcover
Seller: Mispah books, Redhill, SURRE, United KingdomMispah books
Contact seller4-star sellerCondition: Used - Very good
US$ 460.05
US$ 33.53 shippingShips from United Kingdom to U.S.A.Quantity: 1 available
hardcover. Condition: Very Good. Very Good. Dust Jacket may NOT BE INCLUDED.CDs may be missing. SHIPS FROM MULTIPLE LOCATIONS. book.
- Softcover
- Print on Demand
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, GermanyBuchWeltWeit Ludwig Meier e.K.
Contact seller5-star sellerCondition: New
US$ 62.98
US$ 26.30 shippingShips from Germany to U.S.A.Quantity: 2 available
Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The 5th International Symposium on High Performance Computing (ISHPC-V) was held in Odaiba, Tokyo, Japan, October 20-22, 2003. The symposium was thoughtfully planned, organized, and supported by the ISHPC Organizing C- mittee and it…s collaborating organizations. The ISHPC-V program included two keynote speeches, several invited talks, two panel discussions, and technical sessions covering theoretical and applied research topics in high-performance computing and representing both academia and industry. One of the regular sessions highlighted the research results of the ITBL project (IT-based research laboratory, ITBL is a Japanese national project started in 2001 with the objective of re- izing a virtual joint research environment using information technology. ITBL aims to connect 100 supercomputers located in main Japanese scienti c research laboratories via high-speed networks. A total of 58 technical contributions from 11 countries were submitted to ISHPC-V. Each paper received at least three peer reviews. After a thorough evaluation process, the program committee selected 14 regular (12-page) papers for presentation at the symposium. In addition, several other papers with fav- able reviews were recommended for a poster session presentation. They are also included in the proceedings as short (8-page) papers. Theprogramcommitteegaveadistinguishedpaperawardandabeststudent paper award to two of the regular papers. The distinguished paper award was given for 'Code and Data Transformations for Improving Shared Cache P- formance on SMT Processors' by Dimitrios S. Nikolopoulos. The best student paper award was given for 'Improving Memory Latency Aware Fetch Policies for SMT Processors' by Francisco J. Cazorla. 588 pp. Englisch.
- Softcover
- Print on Demand
Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germanybuchversandmimpf2000
Contact seller5-star sellerCondition: New
US$ 62.98
US$ 68.60 shippingShips from Germany to U.S.A.Quantity: 1 available
Taschenbuch. Condition: Neu. This item is printed on demand - Print on Demand Titel. Neuware -The 5th International Symposium on High Performance Computing (ISHPC¿V) was held in Odaiba, Tokyo, Japan, October 20¿22, 2003. The symposium was thoughtfully planned, organized, and supported by the ISHPC Organizing C- mittee and its co…llaborating organizations. The ISHPC-V program included two keynote speeches, several invited talks, two panel discussions, and technical sessions covering theoretical and applied research topics in high¿performance computing and representing both academia and industry. One of the regular sessions highlighted the research results of the ITBL project (IT¿based research laboratory, itbl.riken.go.jp/). ITBL is a Japanese national project started in 2001 with the objective of re- izing a virtual joint research environment using information technology. ITBL aims to connect 100 supercomputers located in main Japanese scienti c research laboratories via high¿speed networks. A total of 58 technical contributions from 11 countries were submitted to ISHPC-V. Each paper received at least three peer reviews. After a thorough evaluation process, the program committee selected 14 regular (12-page) papers for presentation at the symposium. In addition, several other papers with fav- able reviews were recommended for a poster session presentation. They are also included in the proceedings as short (8-page) papers. Theprogramcommitteegaveadistinguishedpaperawardandabeststudent paper award to two of the regular papers. The distinguished paper award was given for ¿Code and Data Transformations for Improving Shared Cache P- formance on SMT Processors¿ by Dimitrios S. Nikolopoulos. The best student paper award was given for ¿Improving Memory Latency Aware Fetch Policies for SMT Processors¿ by Francisco J. Cazorla.Springer-Verlag KG, Sachsenplatz 4-6, 1201 Wien 588 pp. Englisch.
