Order Total (1 Item Items):
Shipping Destination:
Performance Optimization Network on Chip Multi by Lit Asrani (3 results)
Skip to main search results
Search filters
Product Type
- All Product Types
- Books (3)
- Magazines & Periodicals (No further results match this refinement)
- Comics (No further results match this refinement)
- Sheet Music (No further results match this refinement)
- Art, Prints & Posters (No further results match this refinement)
- Photographs (No further results match this refinement)
- Maps (No further results match this refinement)
- Manuscripts & Paper Collectibles (No further results match this refinement)
Condition Learn more
- New (3)
- As New, Fine or Near Fine (No further results match this refinement)
- Very Good or Good (No further results match this refinement)
- Fair or Poor (No further results match this refinement)
- As Described (No further results match this refinement)
Binding
- All Bindings
- Hardcover (No further results match this refinement)
- Softcover (3)
Collectible Attributes
- First Edition (No further results match this refinement)
- Signed (No further results match this refinement)
- Dust Jacket (No further results match this refinement)
- Seller-Supplied Images (2)
- Not Print on Demand (2)
Language (1)
Price
- Any Price
- Under US$ 25 (No further results match this refinement)
- US$ 25 to US$ 50
- Over US$ 50
Free Shipping
- Free Shipping to U.S.A. (No further results match this refinement)
Seller Location
Seller Rating
-
Performance Optimization in Network-on-Chip: Multi Level Network Partitioning Approach
Published by LAP LAMBERT Academic Publishing, 2016
ISBN 10: 3659907456 ISBN 13: 9783659907456
Language: English
Paperback. Condition: Brand New. 80 pages. 8.66x5.91x0.19 inches. In Stock.
-
Performance Optimization in Network-on-Chip | Multi Level Network Partitioning Approach
Published by LAP LAMBERT Academic Publishing, 2016
ISBN 10: 3659907456 ISBN 13: 9783659907456
Language: English
Taschenbuch. Condition: Neu. Performance Optimization in Network-on-Chip | Multi Level Network Partitioning Approach | Asrani Lit (u. a.) | Taschenbuch | 80 S. | Englisch | 2016 | LAP LAMBERT Academic Publishing | EAN 9783659907456 | Verantwortliche Person für die EU: BoD - Books on Demand, In de Tarpen 42, 22848 Norderstedt, info[at]bod[dot]de | Anbieter: preigu.
-
Performance Optimization in Network-on-Chip : Multi Level Network Partitioning Approach
Published by LAP LAMBERT Academic Publishing, 2016
ISBN 10: 3659907456 ISBN 13: 9783659907456
Language: English
Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - The increasing complexity of System-on-Chips (SoCs) has resulted in the bottlenecking of the system due to scalability problems in the bus system. This leads to the decrement of performance of future SoCs with more complex circuitries inside them. Network-on-Chips (NoCs) was proposed as one of the solutions to overcome these issues especially regarding the communication between Intellectual Properties (IP) in a chip. The fundamentals in designing NoC include the selection of network topologies, and hence, performance optimization is needed to ensure the full advantage of networking is taken. Therefore, multi-level Network Partitioning techniques are proposed to obtain the optimal design of networks based on its performance. The performance of a network is measured by its throughput, average queue size, waiting time and data loss. This technique is applied in a case study using MPEG-4 video application. The proposed technique is expected to enhance the performance of the NoC.
