Smart Integrated Circuit Design (30 results)

Hardcover. Condition: Very Good. No Dust Jacket. First Edition. Hardcover without jacket. Light shelfwear to covers; very light wear to top and bottom of spine. Previous owner's name to FEP. Contents are otherwise clean, bright and tight. J. Used.

Hardcover. Condition: Fine. Binding tight, content clean and straight. Appears unread. Cover in excellent, shiny condition. If purchasing internationally, inquire about shipping charges before purchase. Ships within 1-2 business days.

Condition: Très bon. Bicomos Integrated Circuit Design With Analog, Digital, and Smart Power Applications | Elmasry | IEEE Press, 1994. In-4° cartonné, 513 pages. Couverture propre. Dos solide. Intérieur frais. Exemplaire de bibliothèque : petit code barre en pied de 1re de couv., cotation au dos, rares et discrets petits tampons à l'intérieur de l'ouvrage. Très bon état général pour cet ouvrage [NM49] Pour les expéditions internationales, nous consulter au préalable pour l ajustement des frais de port qui seront peut-être revus à la baisse/ For international shipments, please contact us in advance to adjust shipping costs. |. …

Hardcover Nov 30, 1994. Condition: Used: Good. Analog Circuit Design: Low-Power Low-Voltage, Integrated Filters and Smart Power | J. van de Plassche et alii | Kluwer Academic, 1995, in-8 cartonnage éditeur, 400 pages. Couverture propre. Dos solide. Intérieur frais. Exemplaire de bibliothèque : petit code barre en pied de 1re de couv., cotation au dos, rares et discrets petits tampons à l'intérieur de l'ouvrage. Bel état ! [BT35].…

Condition: As New. Unread book in perfect condition.

Condition: New.

Condition: New. 1st edition NO-PA16APR2015-KAP.

Hardcover. Condition: Acceptable. Connecting readers with great books since 1972. Used textbooks may not include companion materials such as access codes, etc. May have condition issues including wear and notes/highlighting. We ship orders daily and Customer Service is our top priority.

Hardcover. Condition: Good. Connecting readers with great books since 1972! Used textbooks may not include companion materials such as access codes, etc. May have some wear or writing/highlighting. We ship orders daily and Customer Service is our top priority.

Condition: New.

Condition: New.

Condition: As New. Unread book in perfect condition.

Condition: New. In English.

Condition: New.

Condition: Sehr gut. Zustand: Sehr gut | Seiten: 560 | Sprache: Englisch | Produktart: Bücher | Keine Beschreibung verfügbar.

Hardback. Condition: New. This book describes advanced flows and methodologies for the design and implementation of system-on-chip (SoC). It is written by a mixture of industrial experts and key academic professors and researchers. The intended audience is not only students but also engineers with system-on-chip and semiconductor background currently working in the semiconductor industry.Integrated Circuits are available in every electronic product, especially in emerging market segments such as 5G mobile communications, autonomous driving, fully electrified vehicles, and artificial intelligence. These product types require real-time processing at billions of operations per second. The development design cycle time is driving costs and time to market more than ever before. The traditional design methodologies have reached their limits and innovative solutions are essential to serve the emerging SoC design challenges. In the framework of the Circuit and System Society (CASS) Outreach Initiative 2022 call, the SMART Integrated Circuits design methodology - named SMARTIC - Seasonal School was performed in November 2022, in Thessaloniki (Greece).FeaturesCore analog circuits of any system of chip, such as high-performance rectifiers and filters, are addressed in detail, together with their respective design methodology.New advanced methodologies towards design cycle speed up based on machine learning and artificial intelligence applications.Advanced analog design methodology based on gm/Id and lock up tables. A powerful flow for enabling fast time to market analog circuit design focusing on baseband circuitsMore exotic methodologies and applications with focus on digital-based analog processing in nanoscale CMOS ICs and the design and development of depleted monolithic active pixel sensors for high-radiation applications, together with all the respective challenges of this application.…

Hardcover. Condition: Brand New. 204 pages. 9.19x6.13x0.63 inches. In Stock.

Condition: Good. Your purchase helps support Sri Lankan Children's Charity 'The Rainbow Centre'. Ex-library, so some stamps and wear, but in good overall condition. Our donations to The Rainbow Centre have helped provide an education and a safe haven to hundreds of children who live in appalling conditions.…

Condition: New. In English.

Condition: New. In English.

Hardback. Condition: New. This book describes advanced flows and methodologies for the design and implementation of system-on-chip (SoC). It is written by a mixture of industrial experts and key academic professors and researchers. The intended audience is not only students but also engineers with system-on-chip and semiconductor background currently working in the semiconductor industry.Integrated Circuits are available in every electronic product, especially in emerging market segments such as 5G mobile communications, autonomous driving, fully electrified vehicles, and artificial intelligence. These product types require real-time processing at billions of operations per second. The development design cycle time is driving costs and time to market more than ever before. The traditional design methodologies have reached their limits and innovative solutions are essential to serve the emerging SoC design challenges. In the framework of the Circuit and System Society (CASS) Outreach Initiative 2022 call, the SMART Integrated Circuits design methodology - named SMARTIC - Seasonal School was performed in November 2022, in Thessaloniki (Greece).FeaturesCore analog circuits of any system of chip, such as high-performance rectifiers and filters, are addressed in detail, together with their respective design methodology.New advanced methodologies towards design cycle speed up based on machine learning and artificial intelligence applications.Advanced analog design methodology based on gm/Id and lock up tables. A powerful flow for enabling fast time to market analog circuit design focusing on baseband circuitsMore exotic methodologies and applications with focus on digital-based analog processing in nanoscale CMOS ICs and the design and development of depleted monolithic active pixel sensors for high-radiation applications, together with all the respective challenges of this application.…

Paperback. Condition: Brand New. 392 pages. 9.00x6.25x0.93 inches. In Stock.

Taschenbuch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - The realization of signal sampling and quantization at high sample rates with low power dissipation is an important goal in many applications, includ ing portable video devices such as camcorders, personal communication devices such as wireless LAN transceivers, in the read channels of magnetic storage devices using digital data detection, and many others. This paper describes architecture and circuit approaches for the design of high-speed, low-power pipeline analog-to-digital converters in CMOS. Here the term high speed is taken to imply sampling rates above 1 Mhz. In the first section the dif ferent conversion techniques applicable in this range of sample rates is dis cussed. Following that the particular problems associated with power minimization in video-rate pipeline ADCs is discussed. These include optimi zation of capacitor sizes, design of low-voltage transmission gates, and opti mization of switched capacitor gain blocks and operational amplifiers for minimum power dissipation. As an example of the application of these tech niques, the design of a power-optimized lO-bit pipeline AID converter (ADC) that achieves =1. 67 mW per MS/s of sampling rate from 1 MS/s to 20 MS/s is described. 2. Techniques for CMOS Video-Rate AID Conversion Analog-to-digital conversion techniques can be categorized in many ways. One convenient means of comparing techniques is to examine the number of 'analog clock cycles' required to produce one effective output sample of the signal being quantized.…

Hardcover. Condition: Fine. IEEE 1994 511pp; 4to. No marks. Not ex-library.

HRD. Condition: New. New Book. Shipped from UK. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000.

Condition: New. PRINT ON DEMAND.

HRD. Condition: New. New Book. Delivered from our UK warehouse in 4 to 14 business days. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000.

Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Thomas Noulis is an academic and a semiconductor industry expert (INTEL Corp., INFINEON AG, HELIC Inc. (acquired by ANSYS)) with more than 12 years of international experience in design system development, analog/RFMS circuit design, des.…

Buch. Condition: Neu. Analog Circuit Design | Low-Power Low-Voltage, Integrated Filters and Smart Power | Rudy J. Van De Plassche (u. a.) | Buch | viii | Englisch | 1994 | Springer US | EAN 9780792395133 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu Print on Demand. …

Buch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - The realization of signal sampling and quantization at high sample rates with low power dissipation is an important goal in many applications, includ ing portable video devices such as camcorders, personal communication devices such as wireless LAN transceivers, in the read channels of magnetic storage devices using digital data detection, and many others. This paper describes architecture and circuit approaches for the design of high-speed, low-power pipeline analog-to-digital converters in CMOS. Here the term high speed is taken to imply sampling rates above 1 Mhz. In the first section the dif ferent conversion techniques applicable in this range of sample rates is dis cussed. Following that the particular problems associated with power minimization in video-rate pipeline ADCs is discussed. These include optimi zation of capacitor sizes, design of low-voltage transmission gates, and opti mization of switched capacitor gain blocks and operational amplifiers for minimum power dissipation. As an example of the application of these tech niques, the design of a power-optimized lO-bit pipeline AID converter (ADC) that achieves =1. 67 mW per MS/s of sampling rate from 1 MS/s to 20 MS/s is described. 2. Techniques for CMOS Video-Rate AID Conversion Analog-to-digital conversion techniques can be categorized in many ways. One convenient means of comparing techniques is to examine the number of 'analog clock cycles' required to produce one effective output sample of the signal being quantized.…