Verilog Styles for Synthesis of Digital Systems
Language: English
Published by Prentice Hall, 2001
- First Edition
- Hardcover
- Used

Seller: Bibliomadness, Worthington, MA, U.S.A.Bibliomadness
AbeBooks seller since April 3, 2018
Condition: Used - Good
US$ 85.00
Quantity: 1 available
Add to basketItem description from seller
Note older edition, copyright 2001. Good condition. Some edgewear. Used and bookstore stickers on spine and rear cover. A handful of pages with some pencil markings. All intact. Good reading or reference copy.
Seller Inventory # 4273
- Title
- Verilog Styles for Synthesis of Digital Systems
- Author
- Smith, David R; Franzon, Paul D.
- Publisher
- Prentice Hall
- Publication year
- 2001
- Condition
- Good
- Binding
- Hardcover
- Language
- English
- ISBN 10
- 0201618605
- ISBN 13
- 9780201618600
- Edition
- 1st Edition
- Seller catalogs
- Computers
This book is designed specifically to make the cutting-edge techniques of digital hardware design more accessible to those just entering the field. The text uses a simpler language (Verilog) and standardizes the methodology to the point where even novices can get medium complex designs through to gate-level simulation in a short period of time. Requires a working knowledge of computer organization, Unix, and X windows. Some knowledge of a programming language such as C or Java is desirable, but not necessary. Features a large number of worked examples and problems--from 100 to 100k gate equivalents--all synthesized and successfully verified by simulation at gate level using the VCS compiled simulator, the FPGA Compiler and Behavioral Compiler available from Synopsys, and the FPGA tool suites from Altera and Xilinx. Basic Language Constructs. Structural and Behavioral Specification. Simulation. Procedural Specification. Design Approaches for Single Modules. Validation of Single Modules. Finite State Machine Styles. Control-Point Writing Style. Managing Complexity--Large Designs. Improving Timing, Area, and Power. Design Compiler. Synthesis to Standard Cells. Synthesis to FPGA. Gate Level Simulation and Testing. Alternative Writing Styles. Mixed Technology Design. For anyone wanting an accessible, accelerated introduction to the cutting-edge tools for Digital Hardware Design.
"Synopsis" may belong to another edition of this title.
From the Back Cover
The material available within this book is suitable for professionals who have had an introduction to Boolean algebra and computer organization. A working knowledge of Unix and X-windows is necessary, along with some experience with programming languages such as 'C' or Java. The book uses Verilog and standardizing methodology to such a degree that seniors and first year graduate students can see medium complex designs through the gate level simulation in a single semester.
Features:
- The piece covers style recommendations specifically oriented to synthesis, illustrated with practical working examples, and easily accessible to the reader.
- It introduces the use of the simulator and then the synthesizers at the earliest practical point; therefore giving the reader the perspective of working with a small design all the way through high level simulation.
- Large number of examples; from 100-100k gate equivalents.
- Topics covered include; Synopsys, Altera, Xilinx, and the standard cell.
"About the title" may belong to another edition of this title.
Bibliomadness
Worthington, MA, U.S.A.
AbeBooks seller since April 3, 2018
Shipping rates within U.S.A.
| Item | 3 to 14 business days | 2 to 3 business days |
|---|---|---|
| First item | US$ 0.00 | US$ 8.00 |
Payment methods
Store description
Bibliomadness offers a wide range of scholarly books, unique, rare and out of print titles. Our selection is expanding frequently so check back often for more great titles being added.
Specialty
Scholarly, rare, out of printSeller's business information
Bibliomadness
MA, U.S.A.