Discover how cutting‑edge interconnection networks shape ultra‑high‑performance multiprocessors.
This book explains the Ultracomputer’s shared memory design and the tradeoffs between buses, crossbars, and omega networks, with a focus on how network choices affect performance, size, and scalability.
The narrative walks through modular packaging concepts, including the famous “button” technology and ES‑Kit modules. It shows how processor, memory, and switch modules interconnect in stacked packages, and it traces how routing, combining, and arithmetic operations are supported in the network switch. Real‑world prototypes from NYU illustrate how these ideas come to life in practice, from small two‑processor designs to large 256‑ and 4096‑processor configurations."synopsis" may belong to another edition of this title.
Seller: PBShop.store US, Wood Dale, IL, U.S.A.
HRD. Condition: New. New Book. Shipped from UK. Established seller since 2000. Seller Inventory # LX-9780656030033
Seller: PBShop.store UK, Fairford, GLOS, United Kingdom
HRD. Condition: New. New Book. Shipped from UK. Established seller since 2000. Seller Inventory # LX-9780656030033
Quantity: 15 available