Understanding how network structure shapes chip area and performance
This book examines how communication networks can be implemented on VLSI chips. It explains how network topologies, such as permutation networks and concentrators, affect the physical area required and the achievable performance. The discussion covers both traditional circuit-switching networks and packet-switching approaches, with a focus on lower bounds that guide what is possible in practice.
Two sections analyze how to model and measure network efficiency. One shows that certain networks require area growing with the square of the number of inputs and outputs, while others can achieve linear growth in lines and switches but still face area limits. The other section develops ideas about bisection width, routing, and bandwidth, linking them to realistic 3D and planar implementations. The material also connects these concepts to universal ultracomputers, where many processors coordinate by message exchange over the network."synopsis" may belong to another edition of this title.
Seller: PBShop.store US, Wood Dale, IL, U.S.A.
HRD. Condition: New. New Book. Shipped from UK. Established seller since 2000. Seller Inventory # LX-9780656943432
Seller: PBShop.store UK, Fairford, GLOS, United Kingdom
HRD. Condition: New. New Book. Shipped from UK. Established seller since 2000. Seller Inventory # LX-9780656943432
Quantity: 15 available